
`timescale 100 ps/100 ps
module NPU_Top(
	pri_fclk,
	pri_fclk90,
	HCLK,
	HRESETn,
	HSELS,
	HADDRS,
	HTRANSS,
	HSIZES,
	HWRITES,
	HREADYS,
	HWDATAS,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_reset_n,
	O_psram_cs_n,
	spi_clk,
	spi_cs_n,
	HREADYOUTS,
	HRESPS,
	HRDATAS,
	IO_psram_rwds,
	IO_psram_dq,
	spi_io
);
input pri_fclk;
input pri_fclk90;
input HCLK;
input HRESETn;
input HSELS;
input [11:0] HADDRS;
input [1:0] HTRANSS;
input [2:0] HSIZES;
input HWRITES;
input HREADYS;
input [31:0] HWDATAS;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_reset_n;
output [1:0] O_psram_cs_n;
output spi_clk;
output spi_cs_n;
output HREADYOUTS;
output HRESPS;
output [31:0] HRDATAS;
inout [1:0] IO_psram_rwds;
inout [15:0] IO_psram_dq;
inout [3:0] spi_io;
wire GND;
wire [11:0] HADDRS;
wire HCLK;
wire [31:0] HRDATAS;
wire HREADYOUTS;
wire HREADYS;
wire HRESETn;
wire HRESPS;
wire HSELS;
wire [2:0] HSIZES;
wire [1:0] HTRANSS;
wire [31:0] HWDATAS;
wire HWRITES;
wire [15:0] IO_psram_dq;
wire [1:0] IO_psram_rwds;
wire [1:0] O_psram_ck;
wire [1:0] O_psram_ck_n;
wire [1:0] O_psram_cs_n;
wire [1:0] O_psram_reset_n;
wire VCC;
wire n78_3;
wire n87_5;
wire n92_5;
wire pri_fclk;
wire pri_fclk90;
wire [1:1] rr_dout;
wire spi_clk;
wire spi_cs_n;
wire spi_fl_io_0_5;
wire spi_fl_io_1_5;
wire [3:0] spi_io;
wire [3:0] spi_io_in;
wire \u_npu_integration/n673_6 ;
wire \u_npu_integration/start ;
wire \u_npu_integration/mem_selector ;
wire \u_npu_integration/pool_mode ;
wire \u_npu_integration/pool_en ;
wire \u_npu_integration/conv_depthwise ;
wire \u_npu_integration/r_image_data_we ;
wire \u_npu_integration/n5588_3 ;
wire \u_npu_integration/reg_mem_read ;
wire \u_npu_integration/reg_mem_ready ;
wire \u_npu_integration/layer_in_addr_Z_15_3 ;
wire \u_npu_integration/layer_in_addr_Z_14_3 ;
wire \u_npu_integration/layer_in_addr_Z_13_3 ;
wire \u_npu_integration/layer_in_addr_Z_12_3 ;
wire \u_npu_integration/layer_in_addr_Z_11_3 ;
wire \u_npu_integration/layer_in_addr_Z_10_3 ;
wire \u_npu_integration/layer_in_addr_Z_9_3 ;
wire \u_npu_integration/layer_in_addr_Z_8_3 ;
wire \u_npu_integration/layer_in_addr_Z_7_3 ;
wire \u_npu_integration/layer_in_addr_Z_6_3 ;
wire \u_npu_integration/layer_in_addr_Z_5_3 ;
wire \u_npu_integration/layer_in_addr_Z_4_3 ;
wire \u_npu_integration/layer_in_addr_Z_3_3 ;
wire \u_npu_integration/layer_in_addr_Z_2_3 ;
wire \u_npu_integration/pool_start_10 ;
wire \u_npu_integration/busy_Z ;
wire \u_npu_integration/layer_out_write_Z ;
wire \u_npu_integration/n311_17 ;
wire \u_npu_integration/coef_read_Z ;
wire \u_npu_integration/n148_13 ;
wire \u_npu_integration/image_en ;
wire \u_npu_integration/n693_34 ;
wire \u_npu_integration/n697_34 ;
wire \u_npu_integration/pool_layer_in_read ;
wire \u_npu_integration/layer_in_data_Z_0_3 ;
wire \u_npu_integration/layer_in_data_Z_0_4 ;
wire \u_npu_integration/out_nstate_1_10 ;
wire \u_npu_integration/coef_ready_Z ;
wire \u_npu_integration/coef_ready_Z_3 ;
wire \u_npu_integration/nstate_4_48 ;
wire [2:0] \u_npu_integration/psram_cstate ;
wire [15:0] \u_npu_integration/reg_mem_addr ;
wire [7:0] \u_npu_integration/reg_mem_wdata ;
wire [9:0] \u_npu_integration/conv_ch_im_out ;
wire [9:0] \u_npu_integration/conv_ch_im_in ;
wire [3:0] \u_npu_integration/conv_stride ;
wire [3:0] \u_npu_integration/conv_padding ;
wire [3:0] \u_npu_integration/conv_batch ;
wire [3:0] \u_npu_integration/conv_dim_kernel ;
wire [7:0] \u_npu_integration/conv_dim_im_out_x ;
wire [7:0] \u_npu_integration/conv_dim_im_in_x ;
wire [3:0] \u_npu_integration/conv_dilation ;
wire [7:0] \u_npu_integration/conv_depth_multiplier ;
wire [15:0] \u_npu_integration/conv_batch_out_size ;
wire [15:0] \u_npu_integration/conv_batch_in_size ;
wire [15:0] \u_npu_integration/conv_dim_out_offset ;
wire [15:0] \u_npu_integration/conv_dim_in_offset ;
wire [15:0] \u_npu_integration/conv_dim_in_offset_y_init ;
wire [15:0] \u_npu_integration/conv_dim_in_offset_x_init ;
wire [15:0] \u_npu_integration/conv_k2 ;
wire [15:0] \u_npu_integration/conv_k1 ;
wire [31:0] \u_npu_integration/conv_input_offset ;
wire [11:0] \u_npu_integration/conv_output_offset ;
wire [31:0] \u_npu_integration/conv_filter_offset ;
wire [7:0] \u_npu_integration/conv_activation_max ;
wire [7:0] \u_npu_integration/conv_activation_min ;
wire [19:0] \u_npu_integration/bias_mem_offset ;
wire [19:0] \u_npu_integration/wt_mem_offset ;
wire [8:0] \u_npu_integration/pool_ch_im_in ;
wire [7:0] \u_npu_integration/pool_image_dim_in_x_last ;
wire [7:0] \u_npu_integration/pool_dim_im_in_x ;
wire [3:0] \u_npu_integration/pool_padding ;
wire [3:0] \u_npu_integration/pool_stride ;
wire [3:0] \u_npu_integration/pool_dim_kernel ;
wire [15:0] \u_npu_integration/pool_stride_col_size ;
wire [9:0] \u_npu_integration/pool_stride_row_size ;
wire [15:0] \u_npu_integration/pool_start_address ;
wire [13:0] \u_npu_integration/pool_image_row_size ;
wire [7:0] \u_npu_integration/conv_dim_im_out_y ;
wire [7:0] \u_npu_integration/conv_dim_im_in_y ;
wire [7:0] \u_npu_integration/pool_image_dim_in_y_last ;
wire [7:0] \u_npu_integration/pool_dim_im_in_y ;
wire [1:0] \u_npu_integration/state ;
wire [7:0] \u_npu_integration/pri_mem_wdata ;
wire [7:0] \u_npu_integration/reg_mem_rdata_Z ;
wire [16:2] \u_npu_integration/layer_in_addr_Z ;
wire [15:0] \u_npu_integration/conv_layer_out_addr ;
wire [19:0] \u_npu_integration/coef_addr ;
wire [1:0] \u_npu_integration/conv_layer_in_addr ;
wire [15:0] \u_npu_integration/addr_out ;
wire [1:0] \u_npu_integration/r_layer_in_addr ;
wire [7:7] \u_npu_integration/pixel_x ;
wire [7:7] \u_npu_integration/pixel_y ;
wire [1:0] \u_npu_integration/layer_in_addr ;
wire [1:0] \u_npu_integration/in_cstate ;
wire [1:0] \u_npu_integration/out_cstate ;
wire [7:0] \u_npu_integration/layer_in_data_Z ;
wire [1:1] \u_npu_integration/cstate ;
wire [7:0] \u_npu_integration/coef_data ;
wire \u_npu_integration/ahb_regs/n4_4 ;
wire \u_npu_integration/ahb_regs/n5524_3 ;
wire \u_npu_integration/ahb_regs/n5620_3 ;
wire \u_npu_integration/ahb_regs/n5652_3 ;
wire \u_npu_integration/ahb_regs/n5716_3 ;
wire \u_npu_integration/ahb_regs/n5780_3 ;
wire \u_npu_integration/ahb_regs/n5844_3 ;
wire \u_npu_integration/ahb_regs/n5908_3 ;
wire \u_npu_integration/ahb_regs/n5940_3 ;
wire \u_npu_integration/ahb_regs/n6004_3 ;
wire \u_npu_integration/ahb_regs/n6068_3 ;
wire \u_npu_integration/ahb_regs/n6132_3 ;
wire \u_npu_integration/ahb_regs/n6164_3 ;
wire \u_npu_integration/ahb_regs/n6196_3 ;
wire \u_npu_integration/ahb_regs/n6258_3 ;
wire \u_npu_integration/ahb_regs/n6322_3 ;
wire \u_npu_integration/ahb_regs/trans_req ;
wire \u_npu_integration/ahb_regs/update_read_req ;
wire \u_npu_integration/ahb_regs/update_write_req ;
wire \u_npu_integration/ahb_regs/xfer_nstate ;
wire \u_npu_integration/ahb_regs/psram_nstate_2_17 ;
wire \u_npu_integration/ahb_regs/n5484_4 ;
wire \u_npu_integration/ahb_regs/n5516_4 ;
wire \u_npu_integration/ahb_regs/n5524_4 ;
wire \u_npu_integration/ahb_regs/n5588_4 ;
wire \u_npu_integration/ahb_regs/n5620_4 ;
wire \u_npu_integration/ahb_regs/n5684_4 ;
wire \u_npu_integration/ahb_regs/n5876_4 ;
wire \u_npu_integration/ahb_regs/n5972_4 ;
wire \u_npu_integration/ahb_regs/reg_mem_read_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_3 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_6 ;
wire \u_npu_integration/ahb_regs/xfer_nstate_4 ;
wire \u_npu_integration/ahb_regs/xfer_nstate_5 ;
wire \u_npu_integration/ahb_regs/psram_nstate_0_18 ;
wire \u_npu_integration/ahb_regs/psram_nstate_1_16 ;
wire \u_npu_integration/ahb_regs/n5484_6 ;
wire \u_npu_integration/ahb_regs/n5484_7 ;
wire \u_npu_integration/ahb_regs/n5484_8 ;
wire \u_npu_integration/ahb_regs/n5876_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_4 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_5 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_22_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_11_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_8 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_10 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_11 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_17 ;
wire \u_npu_integration/ahb_regs/xfer_nstate_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_30_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_29_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_26_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_25_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_28 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_30 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_31 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_21_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_16_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_15_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_12 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_15 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_13 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_14 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_16 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_17 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_18 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_19 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_20 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_28 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_30 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_21 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_22 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_24 ;
wire \u_npu_integration/ahb_regs/n6226_5 ;
wire \u_npu_integration/ahb_regs/n5972_6 ;
wire \u_npu_integration/ahb_regs/n5684_6 ;
wire \u_npu_integration/ahb_regs/n5484_10 ;
wire \u_npu_integration/ahb_regs/n6100_5 ;
wire \u_npu_integration/ahb_regs/n5876_7 ;
wire \u_npu_integration/ahb_regs/n5812_5 ;
wire \u_npu_integration/ahb_regs/n5556_6 ;
wire \u_npu_integration/ahb_regs/reg_mem_read_8 ;
wire \u_npu_integration/ahb_regs/n6290_5 ;
wire \u_npu_integration/ahb_regs/n6036_5 ;
wire \u_npu_integration/ahb_regs/n5748_5 ;
wire \u_npu_integration/ahb_regs/n5516_6 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_27 ;
wire \u_npu_integration/ahb_regs/ahb_write_req ;
wire \u_npu_integration/ahb_regs/ahb_read_req ;
wire \u_npu_integration/ahb_regs/xfer_nstate_9 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_32 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_34 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_6_29 ;
wire \u_npu_integration/ahb_regs/n1812_7 ;
wire \u_npu_integration/ahb_regs/n1813_7 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_0_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_23 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_7_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_2_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_18_27 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_1_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_24 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_31 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_5_36 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_4_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_9_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_3_33 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_10_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_12_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_13_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_14_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_17_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_19_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_20_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_23_33 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_27_25 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_28_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_31_29 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_8_26 ;
wire \u_npu_integration/ahb_regs/HRDATAS_d_24_27 ;
wire \u_npu_integration/ahb_regs/read_en_reg ;
wire \u_npu_integration/ahb_regs/write_en_reg ;
wire \u_npu_integration/ahb_regs/xfer_state ;
wire [1:0] \u_npu_integration/ahb_regs/psram_nstate ;
wire [11:0] \u_npu_integration/ahb_regs/reg_addr_fl ;
wire [7:0] \u_npu_integration/ahb_regs/reg_rdata_fl ;
wire [31:16] \u_npu_integration/ahb_regs/r_blk_mem_addr ;
wire [31:10] \u_npu_integration/ahb_regs/r_conv_image_ch_in_out ;
wire [31:12] \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation ;
wire [31:12] \u_npu_integration/ahb_regs/r_conv_output_offset ;
wire [31:0] \u_npu_integration/ahb_regs/r_conv_output_shift ;
wire [31:0] \u_npu_integration/ahb_regs/r_conv_output_multiplier ;
wire [31:16] \u_npu_integration/ahb_regs/r_conv_limit ;
wire [31:20] \u_npu_integration/ahb_regs/r_conv_bias_offset ;
wire [31:20] \u_npu_integration/ahb_regs/r_conv_wt_offset ;
wire [31:0] \u_npu_integration/ahb_regs/r_conv_kernel_offset_size ;
wire [31:25] \u_npu_integration/ahb_regs/r_pool_image_ch_dim ;
wire [31:4] \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding ;
wire [15:10] \u_npu_integration/ahb_regs/r_pool_stride_size ;
wire [31:16] \u_npu_integration/ahb_regs/r_pool_addresses ;
wire [31:14] \u_npu_integration/ahb_regs/r_pool_image_row_size ;
wire [31:5] \u_npu_integration/ahb_regs/r_ctrl_sts ;
wire [31:0] \u_npu_integration/ahb_regs/r_flash_dma_addr ;
wire [31:0] \u_npu_integration/ahb_regs/r_flash_dma_size ;
wire [31:16] \u_npu_integration/ahb_regs/r_conv_image_y_dim ;
wire [11:0] \u_npu_integration/ahb_regs/addr_reg ;
wire \u_npu_integration/ml_comp/n309_15 ;
wire \u_npu_integration/ml_comp/n313_9 ;
wire \u_npu_integration/ml_comp/fsm_mem_selector_8 ;
wire \u_npu_integration/ml_comp/t_9 ;
wire \u_npu_integration/ml_comp/n310_12 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_7_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_6_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_5_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_4_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_3_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_2_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_1_3 ;
wire \u_npu_integration/ml_comp/layer_out_data_Z_0_3 ;
wire \u_npu_integration/ml_comp/layer_out_write_Z_3 ;
wire \u_npu_integration/ml_comp/layer_out_write_Z_4 ;
wire \u_npu_integration/ml_comp/reg_mem_ready_Z_3 ;
wire \u_npu_integration/ml_comp/reg_mem_ready_Z_4 ;
wire \u_npu_integration/ml_comp/n309_16 ;
wire \u_npu_integration/ml_comp/n309_17 ;
wire \u_npu_integration/ml_comp/state_1_9 ;
wire \u_npu_integration/ml_comp/t_10 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_15_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_14_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_13_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_12_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_11_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_10_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_9_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_8_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_7_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_6_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_5_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_4_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_3_4 ;
wire \u_npu_integration/ml_comp/layer_in_addr_Z_2_4 ;
wire \u_npu_integration/ml_comp/pool_start_12 ;
wire \u_npu_integration/ml_comp/pool_start_14 ;
wire \u_npu_integration/ml_comp/n276_11 ;
wire \u_npu_integration/ml_comp/n279_12 ;
wire \u_npu_integration/ml_comp/n311_15 ;
wire \u_npu_integration/ml_comp/state_1_11 ;
wire \u_npu_integration/ml_comp/fsm_mem_selector ;
wire \u_npu_integration/ml_comp/pool_start ;
wire \u_npu_integration/ml_comp/psr_we_latch ;
wire \u_npu_integration/ml_comp/t ;
wire \u_npu_integration/ml_comp/conv_start ;
wire \u_npu_integration/ml_comp/n308_12 ;
wire \u_npu_integration/ml_comp/addr_out_valid_Z_3 ;
wire \u_npu_integration/ml_comp/conv_layer_out_write ;
wire \u_npu_integration/ml_comp/image_rst_6 ;
wire [15:2] \u_npu_integration/ml_comp/conv_layer_in_addr_0 ;
wire [7:0] \u_npu_integration/ml_comp/conv_layer_out_data ;
wire [2:0] \u_npu_integration/ml_comp/addr_out_valid_delay ;
wire [22:15] \u_npu_integration/ml_comp/value_out ;
wire [15:2] \u_npu_integration/ml_comp/r_layer_in_addr_0 ;
wire [15:2] \u_npu_integration/ml_comp/layer_in_addr_0 ;
wire \u_npu_integration/ml_comp/conv/coef_read_Z_3 ;
wire \u_npu_integration/ml_comp/conv/coef_read_Z_4 ;
wire \u_npu_integration/ml_comp/conv/coef_read_Z_5 ;
wire \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_10 ;
wire \u_npu_integration/ml_comp/conv/coef_layer_in_ready ;
wire \u_npu_integration/ml_comp/conv/shift_valid_fl ;
wire \u_npu_integration/ml_comp/conv/bias_valid_fl ;
wire \u_npu_integration/ml_comp/conv/addr_in_valid_fl ;
wire \u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl ;
wire \u_npu_integration/ml_comp/conv/mult_valid_fl ;
wire \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch ;
wire \u_npu_integration/ml_comp/conv/coef_addr_0_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_0_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_1_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_1_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_2_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_2_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_3_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_3_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_4_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_4_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_5_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_5_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_6_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_6_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_7_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_7_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_8_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_8_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_9_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_9_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_10_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_10_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_11_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_11_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_12_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_12_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_13_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_13_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_14_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_14_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_15_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_15_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_16_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_16_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_17_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_17_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_18_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_18_3 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_19_2 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_19_0_COUT ;
wire \u_npu_integration/ml_comp/conv/coef_addr_1_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_1_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_2_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_2_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_3_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_3_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_4_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_4_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_5_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_5_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_6_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_6_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_7_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_7_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_8_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_8_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_9_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_9_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_10_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_10_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_11_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_11_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_12_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_12_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_13_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_13_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_14_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_14_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_15_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_15_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_16_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_16_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_17_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_17_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_18_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_18_5 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_19_4 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_19_1_COUT ;
wire \u_npu_integration/ml_comp/conv/coef_addr_0_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_1_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_2_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_3_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_4_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_5_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_6_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_7_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_8_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_9_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_10_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_11_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_12_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_13_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_14_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_15_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_16_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_17_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_18_7 ;
wire \u_npu_integration/ml_comp/conv/coef_addr_19_2_COUT ;
wire \u_npu_integration/ml_comp/conv/image_en ;
wire \u_npu_integration/ml_comp/conv/n795_5 ;
wire \u_npu_integration/ml_comp/conv/n794_5 ;
wire \u_npu_integration/ml_comp/conv/n793_5 ;
wire \u_npu_integration/ml_comp/conv/n792_5 ;
wire \u_npu_integration/ml_comp/conv/n791_5 ;
wire \u_npu_integration/ml_comp/conv/n790_5 ;
wire \u_npu_integration/ml_comp/conv/n789_5 ;
wire \u_npu_integration/ml_comp/conv/n788_5 ;
wire \u_npu_integration/ml_comp/conv/n787_5 ;
wire \u_npu_integration/ml_comp/conv/n786_5 ;
wire \u_npu_integration/ml_comp/conv/n785_5 ;
wire \u_npu_integration/ml_comp/conv/n784_5 ;
wire \u_npu_integration/ml_comp/conv/n783_5 ;
wire \u_npu_integration/ml_comp/conv/n782_5 ;
wire \u_npu_integration/ml_comp/conv/n781_5 ;
wire \u_npu_integration/ml_comp/conv/n780_5 ;
wire \u_npu_integration/ml_comp/conv/bias_valid_Z ;
wire \u_npu_integration/ml_comp/conv/addr_in_valid_Z ;
wire \u_npu_integration/ml_comp/conv/addr_out_valid_Z ;
wire \u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ;
wire \u_npu_integration/ml_comp/conv/shift_valid_Z ;
wire \u_npu_integration/ml_comp/conv/mult_valid_Z ;
wire \u_npu_integration/ml_comp/conv/mult_ready_5 ;
wire \u_npu_integration/ml_comp/conv/mult_ready_7 ;
wire [19:0] \u_npu_integration/ml_comp/conv/wb_addr_Z ;
wire [3:0] \u_npu_integration/ml_comp/conv/state ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n415_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n416_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n417_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n418_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n419_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n420_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n421_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n422_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2332_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n578_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n579_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n580_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n581_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n582_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n583_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n584_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1356_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1357_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1358_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1359_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1360_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1361_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1362_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1363_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1364_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1365_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1366_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1367_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1368_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1369_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1370_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1371_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1564_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1565_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1566_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1567_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1568_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1569_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1570_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1571_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1572_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1573_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1574_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1575_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1576_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1577_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1578_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2334_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1814_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1811_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1827_19 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1811_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1813_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1814_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1816_25 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1818_25 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1827_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1821_20 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1824_20 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1949_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1948_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1947_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1946_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1945_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1944_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1943_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1942_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1941_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_36 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_36 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2227_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2224_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2219_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2216_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2214_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2006_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2005_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2004_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2003_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2002_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2001_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2000_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1999_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1998_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1997_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1996_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1995_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1994_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1993_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1992_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1991_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1990_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1987_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1984_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1981_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1537_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1536_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1535_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1534_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1533_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1532_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1531_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1339_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1338_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1337_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1336_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1335_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1334_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1333_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1331_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1330_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1329_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1328_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1327_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1326_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1325_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1324_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n907_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n906_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n905_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n904_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n903_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n902_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n901_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n900_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n899_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n898_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n897_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n896_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n895_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n894_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n893_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n892_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n891_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n890_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n889_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n888_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n575_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n574_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n573_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n572_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n571_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n570_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n569_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n406_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n405_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n404_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n403_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n402_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n401_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n400_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n399_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n398_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n397_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n396_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n395_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n394_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n393_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n392_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n391_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n390_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n389_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n388_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n387_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n386_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n385_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n384_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n383_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n382_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n381_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n380_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n379_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n378_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n377_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n376_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n375_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n366_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n365_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n364_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n363_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n362_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n361_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n360_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n359_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n138_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n137_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n136_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n135_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n134_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n133_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n132_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n131_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n130_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n129_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n128_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n127_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n126_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n125_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n124_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n122_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n121_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n120_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n119_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n118_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n117_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n116_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n115_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n114_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n113_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n112_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n111_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n110_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n109_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n108_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n106_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n105_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n104_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n103_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n102_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n101_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n100_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1921_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1920_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1919_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1918_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1917_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1916_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1915_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1914_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1913_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1912_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1911_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1910_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1909_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1908_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1907_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n285_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n284_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n282_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n281_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1941_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n415_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n416_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n416_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n417_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n418_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n419_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n420_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n421_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n422_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n577_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n581_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n582_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1813_27 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1814_29 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1816_27 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1818_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1818_27 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1827_23 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1821_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1821_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1824_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2226_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2225_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2223_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2222_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2221_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2218_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2217_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2215_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1535_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1534_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1532_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1531_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1328_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1327_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1325_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n904_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n903_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n901_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n900_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n898_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n896_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n895_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n893_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n892_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n890_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n889_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n573_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n572_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n570_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n365_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n364_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n363_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n362_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n361_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n360_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n359_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n103_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n101_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n415_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n418_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n421_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_12 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_15 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_16 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_12 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1813_29 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1816_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1818_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1827_24 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1824_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2006_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n362_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n359_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_17 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_18 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_19 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_20 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_23 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_24 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_25 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_27 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_12 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_15 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_15 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_16 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_17 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_18 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_19 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_20 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_12 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_29 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_30 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/b_6_31 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_15 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_18 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_19 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_20 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_23 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_24 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_25 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_21 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_23 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_12 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_13 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n99_14 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_27 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_29 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_30 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_31 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_32 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_33 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_34 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_35 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_36 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_37 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_38 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_39 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_40 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_41 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_42 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1982_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1983_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1985_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1988_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1989_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1813_31 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_44 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_46 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_25 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1986_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2220_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2221_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2330_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2328_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2338_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2336_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2342_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2340_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n283_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2215_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2217_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2218_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2220_10 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2222_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2223_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2225_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2226_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2228_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2229_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1538_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1539_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1540_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1541_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1542_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1543_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1544_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1545_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1546_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n576_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n585_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n586_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n587_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n588_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n589_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n590_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n591_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n592_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n593_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n594_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n595_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n596_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n597_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n598_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n599_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n600_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n601_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n602_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n603_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n604_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n605_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n606_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n607_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n608_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n609_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n610_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n611_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n612_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n613_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n614_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n615_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n616_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n107_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n123_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n415_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n577_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1332_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1563_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1906_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n415_9 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n577_7 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1563_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/main_reset ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_11 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1965_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1966_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1967_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1968_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1969_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1970_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1971_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1972_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1973_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1974_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1975_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1976_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1977_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1978_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1979_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1980_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n81_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n81_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n80_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n80_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n79_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n79_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n78_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n78_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n77_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n77_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n76_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n76_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n75_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n75_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n74_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n74_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n73_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n73_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n72_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n72_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n71_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n71_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n70_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n70_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n69_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n69_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n68_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n68_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n67_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n67_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n98_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n98_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n97_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n97_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n96_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n96_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n95_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n95_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n94_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n94_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n93_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n93_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n92_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n92_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n91_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n91_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n90_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n90_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n89_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n89_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n88_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n88_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n87_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n87_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n86_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n86_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n85_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n85_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n84_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n84_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n324_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n324_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n323_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n323_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n322_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n322_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n321_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n321_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n320_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n320_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n319_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n319_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n318_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n318_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n341_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n341_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n340_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n340_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n339_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n339_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n338_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n338_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n337_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n337_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n336_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n336_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n335_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n335_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n334_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n334_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n333_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n333_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n332_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n332_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n331_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n331_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n330_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n330_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n329_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n329_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n328_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n328_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n327_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n327_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n326_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n326_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n358_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n358_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n357_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n357_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n356_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n356_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n355_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n355_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n354_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n354_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n353_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n353_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n352_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n352_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n351_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n351_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n350_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n350_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n349_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n349_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n348_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n348_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n347_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n347_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n346_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n346_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n345_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n345_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n344_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n344_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n343_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n343_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n534_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n534_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n533_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n533_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n532_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n532_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n531_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n531_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n530_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n530_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n529_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n529_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n528_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n528_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n551_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n551_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n550_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n550_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n549_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n549_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n548_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n548_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n547_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n547_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n546_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n546_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n545_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n545_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n544_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n544_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n543_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n543_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n542_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n542_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n541_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n541_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n540_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n540_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n539_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n539_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n538_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n538_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n537_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n537_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n536_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n536_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n568_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n568_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n567_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n567_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n566_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n566_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n565_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n565_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n564_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n564_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n563_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n563_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n562_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n562_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n561_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n561_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n560_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n560_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n559_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n559_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n558_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n558_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n557_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n557_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n556_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n556_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n555_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n555_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n554_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n554_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n553_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n553_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_0_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_1_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_2_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_3_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_4_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_5_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_6_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_7_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_0_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_1_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_2_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_3_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_4_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_5_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_6_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_7_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n795_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n795_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n794_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n794_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n793_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n793_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n792_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n792_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n791_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n791_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n790_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n790_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n789_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n789_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n788_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n788_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n787_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n787_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n786_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n786_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n785_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n785_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n784_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n784_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n783_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n783_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n782_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n782_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n781_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n781_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n780_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n780_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n795_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n795_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n794_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n794_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n793_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n793_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n792_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n792_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n791_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n791_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n790_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n790_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n789_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n789_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n788_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n788_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n787_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n787_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n786_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n786_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n785_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n785_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n784_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n784_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n783_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n783_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n782_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n782_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n781_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n781_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n780_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n780_1_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n795_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n794_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n793_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n792_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n791_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n790_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n789_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n788_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n787_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n786_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n785_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n784_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n783_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n782_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n781_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n780_2_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1289_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1289_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1288_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1288_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1287_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1287_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1286_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1286_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1285_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1285_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1284_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1284_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1283_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1283_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1323_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1323_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1322_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1322_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1321_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1321_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1320_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1320_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1319_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1319_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1318_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1318_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1317_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1317_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1316_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1316_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1315_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1315_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1314_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1314_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1313_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1313_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1312_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1312_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1311_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1311_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1310_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1310_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1309_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1309_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1308_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1308_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1486_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1486_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1485_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1485_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1484_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1484_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1483_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1483_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1482_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1482_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1481_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1481_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1480_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1480_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1479_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1479_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1530_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1530_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1529_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1529_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1528_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1528_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1527_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1527_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1526_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1526_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1525_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1525_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1524_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1524_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1523_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1523_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1522_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1522_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1521_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1521_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1520_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1520_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1519_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1519_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1518_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1518_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1517_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1517_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1516_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1516_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1905_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1905_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1904_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1904_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1903_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1903_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1902_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1902_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1901_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1901_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1900_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1900_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1899_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1899_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1898_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1898_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1897_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1897_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1896_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1896_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1895_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1895_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1894_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1894_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1893_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1893_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1892_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1892_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1891_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1891_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_4 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_3 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_1_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_6 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_5 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_2_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_8 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_3_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2075_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2075_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2074_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2074_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2073_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2073_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2072_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2072_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2071_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2071_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2070_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2070_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2069_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2069_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2068_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2068_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2067_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2067_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2066_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2066_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2065_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2065_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2064_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2064_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2063_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2063_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2062_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2062_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2061_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2061_2 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2060_1 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n2060_0_COUT ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_18_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_19_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_24 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_20_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_21_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_22_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_30 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_23_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_32 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_24_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n732_34 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_18_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_22 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_19_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_24 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_20_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_26 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_21_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_28 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_22_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_30 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_23_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_32 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_24_SUM ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n735_34 ;
wire \u_npu_integration/ml_comp/conv/addr_gen/n1950_10 ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/oc ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/in_y ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/b ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/out_y ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/out_x ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/in_x ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/filter_y ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/filter_x ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset ;
wire [9:0] \u_npu_integration/ml_comp/conv/addr_gen/ic ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/ic_offset ;
wire [15:0] \u_npu_integration/ml_comp/conv/addr_gen/q_oc ;
wire [1:0] \u_npu_integration/ml_comp/conv/addr_gen/byte_cnt ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y ;
wire [7:0] \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x ;
wire [35:16] \u_npu_integration/ml_comp/conv/addr_gen/DOUT ;
wire [17:0] \u_npu_integration/ml_comp/conv/addr_gen/SOA ;
wire [17:0] \u_npu_integration/ml_comp/conv/addr_gen/SOB ;
wire \u_npu_integration/ml_comp/conv/conv_compute/mult_ready ;
wire \u_npu_integration/ml_comp/conv/conv_compute/shift_ready ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1173_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1174_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1175_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1176_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1178_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1181_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1184_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1185_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1186_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1187_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1188_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1189_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1190_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1191_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1192_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1193_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1194_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1195_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1196_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1197_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1198_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1199_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1200_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1201_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1202_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1203_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1204_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1243_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1245_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1246_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1247_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1248_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1249_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1250_3 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n144_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n619_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n620_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n621_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n622_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n623_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n624_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n625_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n626_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n627_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n628_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n629_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n630_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n631_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n632_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n633_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n634_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n635_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n636_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n637_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n638_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n639_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n640_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n641_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n642_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n643_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n644_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n645_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n646_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n647_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n648_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n649_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n650_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1211_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1210_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1208_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1173_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1173_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1177_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1177_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1180_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1185_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1190_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1193_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1196_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1199_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1243_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1245_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1246_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1247_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1248_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1249_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1250_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n144_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n619_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n619_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1211_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1210_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1208_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1208_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n133_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n134_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n135_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n136_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_41 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_43 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1211_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1211_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1210_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1210_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1208_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1208_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_45 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_46 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_47 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_48 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_49 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_50 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_51 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_52 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_53 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_54 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_8 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1244_9 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_10 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_27 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_31 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_33 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_35 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_55 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_56 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_57 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_58 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_59 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_60 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_36 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_37 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_38 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_39 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_40 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_41 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_45 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_46 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_47 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_48 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_51 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_53 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_56 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_57 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_58 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_59 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_27 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_27 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1212_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_60 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_61 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_62 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_63 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_64 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_65 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_66 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_67 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_69 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_70 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_71 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_72 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_73 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_27 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1178_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1210_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1209_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_75 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_31 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_77 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_79 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1183_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1182_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1180_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1179_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1177_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_81 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1219_83 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1216_33 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_31 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1214_31 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1215_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1217_33 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1218_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1213_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n136_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n135_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n134_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n133_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n144_11 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_12 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_6 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n144_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n143_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n141_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n136_14 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n135_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n134_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n133_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_20 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_19 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_21 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n144_15 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_23 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n619_17 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_27 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n139_25 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_36 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n136_16 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n135_24 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n134_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n133_26 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n132_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n131_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n130_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n129_22 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_36 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_38 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_40 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_38 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_40 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n142_18 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n140_29 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_46 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_48 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n138_50 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_46 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_48 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_50 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n137_52 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_7 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1211_13 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_25_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_28 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_26_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_30 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_27_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_28_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_29_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_36 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_30_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_38 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_31_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_40 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_32_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_33_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_34_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_46 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_35_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1233_48 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_29_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_32 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_30_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_34 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_31_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_36 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_32_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_38 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_33_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_40 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_34_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_42 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_35_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1234_44 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n613_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n613_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n612_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n612_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n611_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n611_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n610_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n610_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n609_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n609_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n608_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n608_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n607_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n607_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n606_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n606_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n605_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n605_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n604_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n604_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n603_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n603_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n602_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n602_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n601_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n601_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n600_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n600_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n599_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n599_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n598_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n598_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n597_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n597_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n596_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n596_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n595_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n595_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n594_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n594_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n593_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n593_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n592_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n592_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n591_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n591_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n590_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n590_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n589_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n589_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n588_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n588_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n587_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n587_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n586_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n586_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n585_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n585_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n584_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n584_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n583_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n583_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n582_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n582_0_COUT ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n716_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n716_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n715_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n715_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n714_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n714_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n713_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n713_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n712_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n712_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n711_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n711_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n710_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n710_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n709_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n709_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n708_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n708_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n707_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n707_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n706_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n706_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n705_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n705_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n704_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n704_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n703_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n703_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n702_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n702_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n701_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n701_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n700_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n700_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n699_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n699_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n698_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n698_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n697_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n697_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n696_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n696_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n695_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n695_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n694_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n694_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n693_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n693_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n692_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n692_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n691_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n691_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n690_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n690_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n689_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n689_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n688_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n688_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n687_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n687_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n686_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n686_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n685_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n685_0_COUT ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n749_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n749_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n748_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n748_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n747_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n747_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n746_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n746_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n745_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n745_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n744_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n744_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n743_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n743_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n742_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n742_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n741_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n741_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n740_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n740_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n739_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n739_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n738_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n738_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n737_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n737_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n736_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n736_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n735_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n735_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n734_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n734_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n733_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n733_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n732_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n732_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n731_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n731_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n730_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n730_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n729_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n729_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n728_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n728_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n727_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n727_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n726_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n726_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n725_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n725_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n724_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n724_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n723_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n723_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n722_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n722_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n721_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n721_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n720_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n720_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n719_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n719_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n718_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n718_0_COUT ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1137_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1137_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1136_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1136_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1135_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1135_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1134_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1134_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1133_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1133_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1132_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1132_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1131_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1131_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1130_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1130_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1129_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1129_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1128_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1128_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1127_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1127_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1126_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1126_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1125_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1125_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1124_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1124_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1123_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1123_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1122_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1122_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1121_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1121_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1120_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1120_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1119_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1119_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1118_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1118_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1117_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1117_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1116_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1116_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1115_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1115_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1114_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1114_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1113_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1113_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1112_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1112_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1111_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1111_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1110_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1110_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1109_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1109_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1108_0_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1108_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1232_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1232_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1231_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1231_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1230_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1230_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1229_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1229_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1228_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1228_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1227_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1227_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1226_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1226_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1225_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1225_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1224_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1224_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1223_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1223_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1222_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1222_2 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1221_1 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1221_0_COUT ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1138_1_SUM ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1138_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1107_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1107_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1106_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1106_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1105_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1105_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1104_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1104_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1103_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1103_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1102_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1102_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1101_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1101_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1100_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1100_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1099_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1099_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1098_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1098_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1097_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1097_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1096_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1096_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1095_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1095_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1094_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1094_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1093_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1093_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1092_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1092_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1091_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1091_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1090_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1090_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1089_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1089_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1088_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1088_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1087_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1087_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1086_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1086_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1085_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1085_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1084_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1084_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1083_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1083_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1082_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1082_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1081_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1081_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1080_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1080_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1079_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1079_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1078_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1078_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1077_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1077_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1076_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1076_4 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1075_5 ;
wire \u_npu_integration/ml_comp/conv/conv_compute/n1075_1_COUT ;
wire [0:0] \u_npu_integration/ml_comp/conv/conv_compute/nudge ;
wire [15:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted ;
wire [1:0] \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/mult_val ;
wire [29:0] \u_npu_integration/ml_comp/conv/conv_compute/shift_val ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/output_multipier ;
wire [5:0] \u_npu_integration/ml_comp/conv/conv_compute/output_shift ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 ;
wire [63:31] \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted ;
wire [11:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded ;
wire [11:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset ;
wire [8:0] \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_out ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_value ;
wire [31:0] \u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 ;
wire [63:0] \u_npu_integration/ml_comp/conv/conv_compute/ab_64 ;
wire [71:32] \u_npu_integration/ml_comp/conv/conv_compute/DOUT ;
wire [71:64] \u_npu_integration/ml_comp/conv/conv_compute/DOUT_0 ;
wire \u_npu_integration/ml_comp/pool/image_preunload ;
wire \u_npu_integration/ml_comp/pool/n341_3 ;
wire \u_npu_integration/ml_comp/pool/n854_3 ;
wire \u_npu_integration/ml_comp/pool/n461_3 ;
wire \u_npu_integration/ml_comp/pool/n462_3 ;
wire \u_npu_integration/ml_comp/pool/n463_3 ;
wire \u_npu_integration/ml_comp/pool/n464_3 ;
wire \u_npu_integration/ml_comp/pool/n465_3 ;
wire \u_npu_integration/ml_comp/pool/n466_3 ;
wire \u_npu_integration/ml_comp/pool/n467_3 ;
wire \u_npu_integration/ml_comp/pool/n468_3 ;
wire \u_npu_integration/ml_comp/pool/n469_3 ;
wire \u_npu_integration/ml_comp/pool/n470_3 ;
wire \u_npu_integration/ml_comp/pool/n471_3 ;
wire \u_npu_integration/ml_comp/pool/n472_3 ;
wire \u_npu_integration/ml_comp/pool/n473_3 ;
wire \u_npu_integration/ml_comp/pool/n474_3 ;
wire \u_npu_integration/ml_comp/pool/n475_3 ;
wire \u_npu_integration/ml_comp/pool/n598_3 ;
wire \u_npu_integration/ml_comp/pool/n599_3 ;
wire \u_npu_integration/ml_comp/pool/n600_3 ;
wire \u_npu_integration/ml_comp/pool/n601_3 ;
wire \u_npu_integration/ml_comp/pool/n602_3 ;
wire \u_npu_integration/ml_comp/pool/n603_3 ;
wire \u_npu_integration/ml_comp/pool/n604_3 ;
wire \u_npu_integration/ml_comp/pool/n605_3 ;
wire \u_npu_integration/ml_comp/pool/n504_33 ;
wire \u_npu_integration/ml_comp/pool/n505_33 ;
wire \u_npu_integration/ml_comp/pool/n509_33 ;
wire \u_npu_integration/ml_comp/pool/n511_33 ;
wire \u_npu_integration/ml_comp/pool/n512_34 ;
wire \u_npu_integration/ml_comp/pool/sum_15_6 ;
wire \u_npu_integration/ml_comp/pool/q_mem_rdy_8 ;
wire \u_npu_integration/ml_comp/pool/n513_45 ;
wire \u_npu_integration/ml_comp/pool/n479_5 ;
wire \u_npu_integration/ml_comp/pool/n478_5 ;
wire \u_npu_integration/ml_comp/pool/n477_5 ;
wire \u_npu_integration/ml_comp/pool/n514_29 ;
wire \u_npu_integration/ml_comp/pool/n510_30 ;
wire \u_npu_integration/ml_comp/pool/n506_29 ;
wire \u_npu_integration/ml_comp/pool/n516_29 ;
wire \u_npu_integration/ml_comp/pool/n515_29 ;
wire \u_npu_integration/ml_comp/pool/n503_29 ;
wire \u_npu_integration/ml_comp/pool/n502_27 ;
wire \u_npu_integration/ml_comp/pool/n480_5 ;
wire \u_npu_integration/ml_comp/pool/n507_48 ;
wire \u_npu_integration/ml_comp/pool/n508_48 ;
wire \u_npu_integration/ml_comp/pool/n854_4 ;
wire \u_npu_integration/ml_comp/pool/n854_5 ;
wire \u_npu_integration/ml_comp/pool/n854_6 ;
wire \u_npu_integration/ml_comp/pool/n854_7 ;
wire \u_npu_integration/ml_comp/pool/n477_6 ;
wire \u_npu_integration/ml_comp/pool/n854_8 ;
wire \u_npu_integration/ml_comp/pool/n854_9 ;
wire \u_npu_integration/ml_comp/pool/n854_10 ;
wire \u_npu_integration/ml_comp/pool/n854_11 ;
wire \u_npu_integration/ml_comp/pool/n854_12 ;
wire \u_npu_integration/ml_comp/pool/n854_13 ;
wire \u_npu_integration/ml_comp/pool/n854_14 ;
wire \u_npu_integration/ml_comp/pool/n854_15 ;
wire \u_npu_integration/ml_comp/pool/n330_7 ;
wire \u_npu_integration/ml_comp/pool/n476_5 ;
wire \u_npu_integration/ml_comp/pool/n41_5 ;
wire \u_npu_integration/ml_comp/pool/sum_15_9 ;
wire \u_npu_integration/ml_comp/pool/pool_load_longed ;
wire \u_npu_integration/ml_comp/pool/r_image_valid ;
wire \u_npu_integration/ml_comp/pool/image_load ;
wire \u_npu_integration/ml_comp/pool/image_unload ;
wire \u_npu_integration/ml_comp/pool/q_mem_rdy ;
wire \u_npu_integration/ml_comp/pool/n526_2 ;
wire \u_npu_integration/ml_comp/pool/n527_2 ;
wire \u_npu_integration/ml_comp/pool/n528_2 ;
wire \u_npu_integration/ml_comp/pool/n529_2 ;
wire \u_npu_integration/ml_comp/pool/n530_2 ;
wire \u_npu_integration/ml_comp/pool/n531_2 ;
wire \u_npu_integration/ml_comp/pool/n532_2 ;
wire \u_npu_integration/ml_comp/pool/n533_2 ;
wire \u_npu_integration/ml_comp/pool/n455_1 ;
wire \u_npu_integration/ml_comp/pool/n455_2 ;
wire \u_npu_integration/ml_comp/pool/n454_1 ;
wire \u_npu_integration/ml_comp/pool/n454_2 ;
wire \u_npu_integration/ml_comp/pool/n453_1 ;
wire \u_npu_integration/ml_comp/pool/n453_2 ;
wire \u_npu_integration/ml_comp/pool/n452_1 ;
wire \u_npu_integration/ml_comp/pool/n452_2 ;
wire \u_npu_integration/ml_comp/pool/n451_1 ;
wire \u_npu_integration/ml_comp/pool/n451_2 ;
wire \u_npu_integration/ml_comp/pool/n450_1 ;
wire \u_npu_integration/ml_comp/pool/n450_2 ;
wire \u_npu_integration/ml_comp/pool/n449_1 ;
wire \u_npu_integration/ml_comp/pool/n449_2 ;
wire \u_npu_integration/ml_comp/pool/n448_1 ;
wire \u_npu_integration/ml_comp/pool/n448_2 ;
wire \u_npu_integration/ml_comp/pool/n447_1 ;
wire \u_npu_integration/ml_comp/pool/n447_2 ;
wire \u_npu_integration/ml_comp/pool/n446_1 ;
wire \u_npu_integration/ml_comp/pool/n446_2 ;
wire \u_npu_integration/ml_comp/pool/n445_1 ;
wire \u_npu_integration/ml_comp/pool/n445_2 ;
wire \u_npu_integration/ml_comp/pool/n444_1 ;
wire \u_npu_integration/ml_comp/pool/n444_2 ;
wire \u_npu_integration/ml_comp/pool/n443_1 ;
wire \u_npu_integration/ml_comp/pool/n443_2 ;
wire \u_npu_integration/ml_comp/pool/n442_1 ;
wire \u_npu_integration/ml_comp/pool/n442_2 ;
wire \u_npu_integration/ml_comp/pool/n441_1 ;
wire \u_npu_integration/ml_comp/pool/n441_2 ;
wire \u_npu_integration/ml_comp/pool/n440_1 ;
wire \u_npu_integration/ml_comp/pool/n440_0_COUT ;
wire \u_npu_integration/ml_comp/pool/image_rst_d ;
wire \u_npu_integration/ml_comp/pool/image_out_addr_next_d ;
wire \u_npu_integration/ml_comp/pool/pool_addr_out_valid ;
wire [7:0] \u_npu_integration/ml_comp/pool/max ;
wire [15:0] \u_npu_integration/ml_comp/pool/sum ;
wire [3:0] \u_npu_integration/ml_comp/pool/count ;
wire [15:0] \u_npu_integration/ml_comp/pool/pool_addr_out ;
wire [2:0] \u_npu_integration/ml_comp/pool/state ;
wire [35:0] \u_npu_integration/ml_comp/pool/DOUT ;
wire [17:0] \u_npu_integration/ml_comp/pool/SOA ;
wire [17:0] \u_npu_integration/ml_comp/pool/SOB ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n262_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n263_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n264_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n265_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n266_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n267_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n268_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n380_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n381_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n382_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n383_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n384_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n385_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n386_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n387_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n388_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n389_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n390_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n391_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n392_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n393_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n394_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n395_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n397_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n398_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n399_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n400_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n401_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n402_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n403_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n892_15 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n894_23 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n895_17 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_en_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/state_2_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/state_0_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n184_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n183_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n182_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n181_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n180_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n179_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n178_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n177_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n176_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n175_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n174_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n173_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n172_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n171_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n170_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_36 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_36 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n574_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n573_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n572_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n571_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n570_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n569_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n568_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n523_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n522_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n521_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n520_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n519_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n518_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n517_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n516_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n515_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n514_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n513_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n512_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n511_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n510_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n509_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n508_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n260_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n259_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n258_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n257_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n256_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n255_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n254_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n253_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n252_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n251_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n250_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n249_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n248_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n247_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n246_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n265_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n266_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n892_16 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_en_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_en_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n572_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n571_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n569_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n568_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n520_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n519_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n517_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n516_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n512_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n511_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n509_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n508_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_11 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_12 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_13 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_14 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n926_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_15 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_16 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_17 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n878_18 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_11 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_12 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_13 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/last_rd_wait_Z ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n261_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/state_0_12 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n52_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n53_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n54_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n55_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n56_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n57_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n58_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n59_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n60_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n61_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n62_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n63_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n64_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n65_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n66_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n612_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n613_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n614_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n615_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n616_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n617_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n618_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n619_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n620_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n621_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n622_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n623_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n624_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n625_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n626_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n627_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n896_18 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n575_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n893_28 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n51_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n169_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n245_7 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n261_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n396_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n51_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n169_10 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n261_9 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n396_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle ;
wire \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid ;
wire \u_npu_integration/ml_comp/pool/addr_gen/image_rst ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n34_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n34_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n33_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n33_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n32_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n32_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n31_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n31_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n30_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n30_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n29_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n29_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n28_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n28_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n27_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n27_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n26_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n26_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n25_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n25_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n24_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n24_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n23_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n23_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n22_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n22_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n21_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n21_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n20_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n20_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n120_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n120_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n119_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n119_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n118_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n118_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n117_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n117_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n116_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n116_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n115_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n115_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n114_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n114_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n113_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n113_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n112_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n112_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n111_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n111_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n110_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n110_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n109_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n109_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n108_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n108_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n107_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n107_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n106_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n106_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n235_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n235_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n234_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n234_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n233_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n233_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n232_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n232_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n231_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n231_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n230_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n230_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n229_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n229_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n228_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n228_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n227_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n227_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n226_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n226_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n225_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n225_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n224_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n224_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n223_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n223_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n222_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n222_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n221_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n221_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n244_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n244_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n243_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n243_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n242_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n242_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n241_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n241_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n240_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n240_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n239_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n239_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n238_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n238_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n370_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n370_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n369_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n369_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n368_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n368_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n367_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n367_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n366_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n366_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n365_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n365_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n364_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n364_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n363_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n363_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n362_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n362_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n361_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n361_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n360_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n360_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n359_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n359_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n358_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n358_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n357_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n357_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n356_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n356_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n355_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n355_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n379_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n379_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n378_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n378_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n377_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n377_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n376_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n376_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n375_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n375_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n374_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n374_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n373_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n373_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n611_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n611_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n610_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n610_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n609_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n609_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n608_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n608_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n607_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n607_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n606_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n606_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n605_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n605_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n604_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n604_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n603_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n603_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n602_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n602_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n601_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n601_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n600_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n600_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n599_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n599_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n598_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n598_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n597_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n597_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n596_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n596_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_1_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_2_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_3_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_4_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_5_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_6_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_7_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_1_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_2_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_3_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_4_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_5_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_6_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_7_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_4 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_1_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_5 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_2_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_8 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_3_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n924_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n924_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n923_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n923_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n922_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n922_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n921_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n921_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n920_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n920_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n919_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n919_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n918_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n918_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n917_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n917_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n916_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n916_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n915_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n915_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n914_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n914_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n913_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n913_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n912_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n912_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n911_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n911_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n910_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n910_2 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n909_1 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n909_0_COUT ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_18_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_22 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_19_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_24 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_20_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_26 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_21_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_28 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_22_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_30 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_23_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_32 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n693_24_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_18_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_22 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_19_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_24 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_20_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_26 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_21_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_28 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_22_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_30 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_23_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_32 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n697_24_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n317_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n317_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n318_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n318_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n319_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n319_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n320_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n320_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n321_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n321_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n322_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n322_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n323_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n323_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n324_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n324_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n326_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n326_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n327_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n327_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n328_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n328_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n329_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n329_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n330_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n330_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n331_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n331_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n332_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n332_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n333_1_SUM ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n333_3 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ;
wire \u_npu_integration/ml_comp/pool/addr_gen/n898_15 ;
wire [15:0] \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset ;
wire [15:0] \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset ;
wire [7:0] \u_npu_integration/ml_comp/pool/addr_gen/x ;
wire [15:0] \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset ;
wire [7:0] \u_npu_integration/ml_comp/pool/addr_gen/y ;
wire [7:0] \u_npu_integration/ml_comp/pool/addr_gen/xx ;
wire [7:0] \u_npu_integration/ml_comp/pool/addr_gen/yy ;
wire [7:0] \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch ;
wire [15:0] \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset ;
wire [15:0] \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset ;
wire [6:0] \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 ;
wire [6:0] \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 ;
wire \u_npu_integration/prc/mem_rd_acc ;
wire \u_npu_integration/prc/pri_mem_val ;
wire \u_npu_integration/prc/out_nstate_1_9 ;
wire \u_npu_integration/prc/in_nstate_1_9 ;
wire \u_npu_integration/prc/mem_rd_acc_4 ;
wire \u_npu_integration/prc/n45_4 ;
wire \u_npu_integration/prc/n45_5 ;
wire \u_npu_integration/prc/n45_6 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_4 ;
wire \u_npu_integration/prc/layer_in_data_Z_6_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_5_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_4_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_3_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_2_3 ;
wire \u_npu_integration/prc/layer_in_data_Z_1_3 ;
wire \u_npu_integration/prc/in_nstate_0_10 ;
wire \u_npu_integration/prc/n84_6 ;
wire \u_npu_integration/prc/n85_6 ;
wire \u_npu_integration/prc/n86_6 ;
wire \u_npu_integration/prc/n87_6 ;
wire \u_npu_integration/prc/n88_6 ;
wire \u_npu_integration/prc/n89_6 ;
wire \u_npu_integration/prc/n90_6 ;
wire \u_npu_integration/prc/n91_6 ;
wire \u_npu_integration/prc/n92_6 ;
wire \u_npu_integration/prc/n93_6 ;
wire \u_npu_integration/prc/n94_6 ;
wire \u_npu_integration/prc/n95_6 ;
wire \u_npu_integration/prc/n96_6 ;
wire \u_npu_integration/prc/n97_6 ;
wire \u_npu_integration/prc/n45_7 ;
wire \u_npu_integration/prc/n45_8 ;
wire \u_npu_integration/prc/n45_9 ;
wire \u_npu_integration/prc/n45_10 ;
wire \u_npu_integration/prc/n45_11 ;
wire \u_npu_integration/prc/n45_12 ;
wire \u_npu_integration/prc/n45_13 ;
wire \u_npu_integration/prc/n45_14 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_5 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_6 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_7 ;
wire \u_npu_integration/prc/in_nstate_0_11 ;
wire \u_npu_integration/prc/n64_8 ;
wire \u_npu_integration/prc/n84_8 ;
wire \u_npu_integration/prc/n85_7 ;
wire \u_npu_integration/prc/n86_7 ;
wire \u_npu_integration/prc/n87_7 ;
wire \u_npu_integration/prc/n88_7 ;
wire \u_npu_integration/prc/n89_7 ;
wire \u_npu_integration/prc/n90_7 ;
wire \u_npu_integration/prc/n91_7 ;
wire \u_npu_integration/prc/n92_7 ;
wire \u_npu_integration/prc/n93_7 ;
wire \u_npu_integration/prc/n94_7 ;
wire \u_npu_integration/prc/n95_7 ;
wire \u_npu_integration/prc/n96_7 ;
wire \u_npu_integration/prc/n97_7 ;
wire \u_npu_integration/prc/n45_15 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_8 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_9 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_10 ;
wire \u_npu_integration/prc/n64_10 ;
wire \u_npu_integration/prc/layer_in_data_Z_7_11 ;
wire \u_npu_integration/prc/n62_8 ;
wire \u_npu_integration/prc/n64_12 ;
wire \u_npu_integration/prc/n84_10 ;
wire \u_npu_integration/prc/rwds_rd_done ;
wire \u_npu_integration/prc/n492_6 ;
wire [0:0] \u_npu_integration/prc/out_nstate ;
wire [0:0] \u_npu_integration/prc/in_nstate ;
wire [15:1] \u_npu_integration/prc/pri_mem_addr ;
wire [3:0] \u_npu_integration/prc/pri_mem_wstb ;
wire [30:2] \u_npu_integration/prc/mem_rd_addr_lch ;
wire [47:47] \u_npu_integration/prc/cmd_reg ;
wire [3:3] \u_npu_integration/prc/c_state ;
wire [31:0] \u_npu_integration/prc/pri_mem_rdata ;
wire \u_npu_integration/prc/pri/n335_3 ;
wire \u_npu_integration/prc/pri/n394_3 ;
wire \u_npu_integration/prc/pri/n482_3 ;
wire \u_npu_integration/prc/pri/n303_12 ;
wire \u_npu_integration/prc/pri/n73_4 ;
wire \u_npu_integration/prc/pri/n304_11 ;
wire \u_npu_integration/prc/pri/n305_11 ;
wire \u_npu_integration/prc/pri/n306_11 ;
wire \u_npu_integration/prc/pri/n307_11 ;
wire \u_npu_integration/prc/pri/n316_11 ;
wire \u_npu_integration/prc/pri/n317_11 ;
wire \u_npu_integration/prc/pri/n303_14 ;
wire \u_npu_integration/prc/pri/n308_13 ;
wire \u_npu_integration/prc/pri/n309_13 ;
wire \u_npu_integration/prc/pri/n310_13 ;
wire \u_npu_integration/prc/pri/n311_13 ;
wire \u_npu_integration/prc/pri/n312_13 ;
wire \u_npu_integration/prc/pri/n313_13 ;
wire \u_npu_integration/prc/pri/n314_13 ;
wire \u_npu_integration/prc/pri/n315_13 ;
wire \u_npu_integration/prc/pri/n318_13 ;
wire \u_npu_integration/prc/pri/n319_13 ;
wire \u_npu_integration/prc/pri/n320_13 ;
wire \u_npu_integration/prc/pri/n321_13 ;
wire \u_npu_integration/prc/pri/n322_13 ;
wire \u_npu_integration/prc/pri/n323_13 ;
wire \u_npu_integration/prc/pri/n324_13 ;
wire \u_npu_integration/prc/pri/n325_13 ;
wire \u_npu_integration/prc/pri/n326_13 ;
wire \u_npu_integration/prc/pri/n327_13 ;
wire \u_npu_integration/prc/pri/n328_13 ;
wire \u_npu_integration/prc/pri/n329_13 ;
wire \u_npu_integration/prc/pri/n330_13 ;
wire \u_npu_integration/prc/pri/n331_13 ;
wire \u_npu_integration/prc/pri/n332_13 ;
wire \u_npu_integration/prc/pri/n333_13 ;
wire \u_npu_integration/prc/pri/n334_13 ;
wire \u_npu_integration/prc/pri/n491_5 ;
wire \u_npu_integration/prc/pri/n382_5 ;
wire \u_npu_integration/prc/pri/n381_5 ;
wire \u_npu_integration/prc/pri/n380_5 ;
wire \u_npu_integration/prc/pri/n379_5 ;
wire \u_npu_integration/prc/pri/n65_5 ;
wire \u_npu_integration/prc/pri/n64_5 ;
wire \u_npu_integration/prc/pri/n63_5 ;
wire \u_npu_integration/prc/pri/n62_5 ;
wire \u_npu_integration/prc/pri/n_state_1_33 ;
wire \u_npu_integration/prc/pri/n_state_1_34 ;
wire \u_npu_integration/prc/pri/n_state_1_35 ;
wire \u_npu_integration/prc/pri/n316_12 ;
wire \u_npu_integration/prc/pri/n316_13 ;
wire \u_npu_integration/prc/pri/n317_12 ;
wire \u_npu_integration/prc/pri/n_state_2_31 ;
wire \u_npu_integration/prc/pri/n_state_2_32 ;
wire \u_npu_integration/prc/pri/n62_6 ;
wire \u_npu_integration/prc/pri/n_state_0_33 ;
wire \u_npu_integration/prc/pri/n_state_0_34 ;
wire \u_npu_integration/prc/pri/n_state_1_36 ;
wire \u_npu_integration/prc/pri/n_state_1_37 ;
wire \u_npu_integration/prc/pri/n_state_1_38 ;
wire \u_npu_integration/prc/pri/n492_8 ;
wire \u_npu_integration/prc/pri/n301_5 ;
wire \u_npu_integration/prc/pri/rwds_txen ;
wire \u_npu_integration/prc/pri/rwds_rx_state ;
wire \u_npu_integration/prc/pri/clk_en ;
wire \u_npu_integration/prc/pri/n176_5 ;
wire \u_npu_integration/prc/pri/n177_5 ;
wire \u_npu_integration/prc/pri/n178_5 ;
wire \u_npu_integration/prc/pri/n179_5 ;
wire [3:0] \u_npu_integration/prc/pri/n_state ;
wire [3:0] \u_npu_integration/prc/pri/state_cntr ;
wire [42:1] \u_npu_integration/prc/pri/cmd_reg_0 ;
wire [3:0] \u_npu_integration/prc/pri/r_rwds_tx ;
wire [31:0] \u_npu_integration/prc/pri/r_wdata ;
wire [2:0] \u_npu_integration/prc/pri/c_state_0 ;
wire [1:0] \u_npu_integration/prc/pri/data_txen ;
wire [3:0] \u_npu_integration/prc/pri/rwds_tx ;
wire [1:0] \u_npu_integration/prc/pri/xfer_en_sr ;
wire [31:0] \u_npu_integration/prc/pri/data_tx ;
wire [3:0] \u_npu_integration/prc/pri/rwds_in ;
wire [31:0] \u_npu_integration/prc/pri/data_rx ;
wire \u_npu_integration/prc/pri/pri_io/rwdsi ;
wire \u_npu_integration/prc/pri/pri_io/oclk_1_Q1 ;
wire \u_npu_integration/prc/pri/pri_io/clkoen ;
wire \u_npu_integration/prc/pri/pri_io/rwdso ;
wire \u_npu_integration/prc/pri/pri_io/rwdsoe ;
wire \u_npu_integration/prc/pri/pri_io/rwds_oen_6 ;
wire \u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ;
wire \u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ;
wire \u_npu_integration/prc/pri/pri_io/n111_6 ;
wire [7:0] \u_npu_integration/prc/pri/pri_io/dqi ;
wire [7:0] \u_npu_integration/prc/pri/pri_io/dqo ;
wire [7:0] \u_npu_integration/prc/pri/pri_io/dqoe ;
wire \u_npu_integration/flc/mux_ll_di_7_5 ;
wire \u_npu_integration/flc/mux_ll_di_7_6 ;
wire \u_npu_integration/flc/mux_ll_di_6_5 ;
wire \u_npu_integration/flc/mux_ll_di_6_6 ;
wire \u_npu_integration/flc/mux_ll_di_5_5 ;
wire \u_npu_integration/flc/mux_ll_di_5_6 ;
wire \u_npu_integration/flc/mux_ll_di_4_5 ;
wire \u_npu_integration/flc/mux_ll_di_4_6 ;
wire \u_npu_integration/flc/mux_ll_di_3_5 ;
wire \u_npu_integration/flc/mux_ll_di_3_6 ;
wire \u_npu_integration/flc/mux_ll_di_2_5 ;
wire \u_npu_integration/flc/mux_ll_di_2_6 ;
wire \u_npu_integration/flc/mux_ll_di_1_5 ;
wire \u_npu_integration/flc/mux_ll_di_1_6 ;
wire \u_npu_integration/flc/mux_ll_di_0_5 ;
wire \u_npu_integration/flc/mux_ll_di_0_6 ;
wire \u_npu_integration/flc/n235_3 ;
wire \u_npu_integration/flc/n240_3 ;
wire \u_npu_integration/flc/n244_3 ;
wire \u_npu_integration/flc/n276_3 ;
wire \u_npu_integration/flc/n290_3 ;
wire \u_npu_integration/flc/n298_3 ;
wire \u_npu_integration/flc/n314_3 ;
wire \u_npu_integration/flc/n339_12 ;
wire \u_npu_integration/flc/n339_14 ;
wire \u_npu_integration/flc/n391_5 ;
wire \u_npu_integration/flc/n294_4 ;
wire \u_npu_integration/flc/nstate_2_56 ;
wire \u_npu_integration/flc/nstate_2_57 ;
wire \u_npu_integration/flc/nstate_1_55 ;
wire \u_npu_integration/flc/nstate_1_57 ;
wire \u_npu_integration/flc/nstate_0_52 ;
wire \u_npu_integration/flc/nstate_0_53 ;
wire \u_npu_integration/flc/nstate_0_54 ;
wire \u_npu_integration/flc/r_pwr_on_dly_cnt_11_7 ;
wire \u_npu_integration/flc/r_pwr_on_dly_cnt_11_8 ;
wire \u_npu_integration/flc/r_pwr_on_dly_cnt_11_9 ;
wire \u_npu_integration/flc/n267_10 ;
wire \u_npu_integration/flc/nstate_3_50 ;
wire \u_npu_integration/flc/nstate_3_51 ;
wire \u_npu_integration/flc/n391_6 ;
wire \u_npu_integration/flc/n391_7 ;
wire \u_npu_integration/flc/n391_8 ;
wire \u_npu_integration/flc/n391_9 ;
wire \u_npu_integration/flc/nstate_2_58 ;
wire \u_npu_integration/flc/nstate_1_58 ;
wire \u_npu_integration/flc/nstate_1_59 ;
wire \u_npu_integration/flc/nstate_0_55 ;
wire \u_npu_integration/flc/nstate_0_56 ;
wire \u_npu_integration/flc/n391_10 ;
wire \u_npu_integration/flc/n391_11 ;
wire \u_npu_integration/flc/n391_12 ;
wire \u_npu_integration/flc/n391_13 ;
wire \u_npu_integration/flc/n391_14 ;
wire \u_npu_integration/flc/n391_15 ;
wire \u_npu_integration/flc/n391_16 ;
wire \u_npu_integration/flc/n391_17 ;
wire \u_npu_integration/flc/n391_18 ;
wire \u_npu_integration/flc/n391_19 ;
wire \u_npu_integration/flc/n391_20 ;
wire \u_npu_integration/flc/nstate_1_60 ;
wire \u_npu_integration/flc/nstate_1_61 ;
wire \u_npu_integration/flc/nstate_1_62 ;
wire \u_npu_integration/flc/n391_21 ;
wire \u_npu_integration/flc/n391_22 ;
wire \u_npu_integration/flc/n391_23 ;
wire \u_npu_integration/flc/n391_24 ;
wire \u_npu_integration/flc/n391_25 ;
wire \u_npu_integration/flc/n391_26 ;
wire \u_npu_integration/flc/n391_27 ;
wire \u_npu_integration/flc/n391_28 ;
wire \u_npu_integration/flc/n391_29 ;
wire \u_npu_integration/flc/n391_30 ;
wire \u_npu_integration/flc/n391_32 ;
wire \u_npu_integration/flc/n391_33 ;
wire \u_npu_integration/flc/n391_34 ;
wire \u_npu_integration/flc/nstate_1_63 ;
wire \u_npu_integration/flc/nstate_1_64 ;
wire \u_npu_integration/flc/nstate_1_65 ;
wire \u_npu_integration/flc/nstate_1_66 ;
wire \u_npu_integration/flc/nstate_1_67 ;
wire \u_npu_integration/flc/nstate_1_68 ;
wire \u_npu_integration/flc/n391_35 ;
wire \u_npu_integration/flc/n391_36 ;
wire \u_npu_integration/flc/n391_37 ;
wire \u_npu_integration/flc/n391_38 ;
wire \u_npu_integration/flc/nstate_1_69 ;
wire \u_npu_integration/flc/nstate_1_70 ;
wire \u_npu_integration/flc/nstate_1_71 ;
wire \u_npu_integration/flc/n263_12 ;
wire \u_npu_integration/flc/n391_40 ;
wire \u_npu_integration/flc/nstate_1_73 ;
wire \u_npu_integration/flc/nstate_4_50 ;
wire \u_npu_integration/flc/n302_5 ;
wire \u_npu_integration/flc/n384_15 ;
wire \u_npu_integration/flc/n381_15 ;
wire \u_npu_integration/flc/n378_15 ;
wire \u_npu_integration/flc/n375_15 ;
wire \u_npu_integration/flc/n372_15 ;
wire \u_npu_integration/flc/n369_15 ;
wire \u_npu_integration/flc/n366_15 ;
wire \u_npu_integration/flc/n363_15 ;
wire \u_npu_integration/flc/n360_15 ;
wire \u_npu_integration/flc/n357_15 ;
wire \u_npu_integration/flc/n354_15 ;
wire \u_npu_integration/flc/n351_15 ;
wire \u_npu_integration/flc/n348_15 ;
wire \u_npu_integration/flc/n345_15 ;
wire \u_npu_integration/flc/n342_15 ;
wire \u_npu_integration/flc/n335_15 ;
wire \u_npu_integration/flc/n332_15 ;
wire \u_npu_integration/flc/n306_5 ;
wire \u_npu_integration/flc/n294_6 ;
wire \u_npu_integration/flc/n264_5 ;
wire \u_npu_integration/flc/n164_8 ;
wire \u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ;
wire \u_npu_integration/flc/ll_start ;
wire \u_npu_integration/flc/ll_cread ;
wire \u_npu_integration/flc/ll_mode ;
wire \u_npu_integration/flc/n163_1 ;
wire \u_npu_integration/flc/n163_2 ;
wire \u_npu_integration/flc/n162_1 ;
wire \u_npu_integration/flc/n162_2 ;
wire \u_npu_integration/flc/n161_1 ;
wire \u_npu_integration/flc/n161_2 ;
wire \u_npu_integration/flc/n160_1 ;
wire \u_npu_integration/flc/n160_2 ;
wire \u_npu_integration/flc/n159_1 ;
wire \u_npu_integration/flc/n159_2 ;
wire \u_npu_integration/flc/n158_1 ;
wire \u_npu_integration/flc/n158_2 ;
wire \u_npu_integration/flc/n157_1 ;
wire \u_npu_integration/flc/n157_2 ;
wire \u_npu_integration/flc/n156_1 ;
wire \u_npu_integration/flc/n156_2 ;
wire \u_npu_integration/flc/n155_1 ;
wire \u_npu_integration/flc/n155_2 ;
wire \u_npu_integration/flc/n154_1 ;
wire \u_npu_integration/flc/n154_2 ;
wire \u_npu_integration/flc/n153_1 ;
wire \u_npu_integration/flc/n153_0_COUT ;
wire [3:0] \u_npu_integration/flc/nstate ;
wire [21:2] \u_npu_integration/flc/prev_addr ;
wire [11:0] \u_npu_integration/flc/r_pwr_on_dly_cnt ;
wire [4:0] \u_npu_integration/flc/cstate_0 ;
wire [1:0] \u_npu_integration/flc/ll_do_len ;
wire [2:0] \u_npu_integration/flc/ll_di_len ;
wire [31:2] \u_npu_integration/flc/ll_do ;
wire [3:0] \u_npu_integration/flc/ll_cstate ;
wire [31:0] \u_npu_integration/flc/ll_di ;
wire \u_npu_integration/flc/sqll/di_done ;
wire \u_npu_integration/flc/sqll/n22_3 ;
wire \u_npu_integration/flc/sqll/n26_3 ;
wire \u_npu_integration/flc/sqll/n43_3 ;
wire \u_npu_integration/flc/sqll/n181_3 ;
wire \u_npu_integration/flc/sqll/n227_3 ;
wire \u_npu_integration/flc/sqll/n182_9 ;
wire \u_npu_integration/flc/sqll/n202_14 ;
wire \u_npu_integration/flc/sqll/n270_15 ;
wire \u_npu_integration/flc/sqll/n308_15 ;
wire \u_npu_integration/flc/sqll/n359_14 ;
wire \u_npu_integration/flc/sqll/n232_10 ;
wire \u_npu_integration/flc/sqll/n235_10 ;
wire \u_npu_integration/flc/sqll/n60_9 ;
wire \u_npu_integration/flc/sqll/n61_9 ;
wire \u_npu_integration/flc/sqll/n62_9 ;
wire \u_npu_integration/flc/sqll/n63_9 ;
wire \u_npu_integration/flc/sqll/n64_9 ;
wire \u_npu_integration/flc/sqll/n65_9 ;
wire \u_npu_integration/flc/sqll/n202_16 ;
wire \u_npu_integration/flc/sqll/n359_16 ;
wire \u_npu_integration/flc/sqll/n359_18 ;
wire \u_npu_integration/flc/sqll/n360_14 ;
wire \u_npu_integration/flc/sqll/n361_14 ;
wire \u_npu_integration/flc/sqll/n362_14 ;
wire \u_npu_integration/flc/sqll/n363_14 ;
wire \u_npu_integration/flc/sqll/n364_14 ;
wire \u_npu_integration/flc/sqll/n365_14 ;
wire \u_npu_integration/flc/sqll/n366_14 ;
wire \u_npu_integration/flc/sqll/n367_14 ;
wire \u_npu_integration/flc/sqll/n368_14 ;
wire \u_npu_integration/flc/sqll/n369_14 ;
wire \u_npu_integration/flc/sqll/n370_14 ;
wire \u_npu_integration/flc/sqll/n371_14 ;
wire \u_npu_integration/flc/sqll/n372_14 ;
wire \u_npu_integration/flc/sqll/n373_14 ;
wire \u_npu_integration/flc/sqll/n374_14 ;
wire \u_npu_integration/flc/sqll/n375_14 ;
wire \u_npu_integration/flc/sqll/n376_14 ;
wire \u_npu_integration/flc/sqll/n377_14 ;
wire \u_npu_integration/flc/sqll/n378_14 ;
wire \u_npu_integration/flc/sqll/n379_14 ;
wire \u_npu_integration/flc/sqll/n380_14 ;
wire \u_npu_integration/flc/sqll/n381_14 ;
wire \u_npu_integration/flc/sqll/n382_14 ;
wire \u_npu_integration/flc/sqll/n383_14 ;
wire \u_npu_integration/flc/sqll/n384_14 ;
wire \u_npu_integration/flc/sqll/n385_14 ;
wire \u_npu_integration/flc/sqll/n386_14 ;
wire \u_npu_integration/flc/sqll/n387_14 ;
wire \u_npu_integration/flc/sqll/n388_14 ;
wire \u_npu_integration/flc/sqll/n389_14 ;
wire \u_npu_integration/flc/sqll/n270_17 ;
wire \u_npu_integration/flc/sqll/n272_15 ;
wire \u_npu_integration/flc/sqll/n274_15 ;
wire \u_npu_integration/flc/sqll/n308_17 ;
wire \u_npu_integration/flc/sqll/n310_15 ;
wire \u_npu_integration/flc/sqll/n312_15 ;
wire \u_npu_integration/flc/sqll/n206_5 ;
wire \u_npu_integration/flc/sqll/ll_nstate_3_29 ;
wire \u_npu_integration/flc/sqll/r_din_0_7 ;
wire \u_npu_integration/flc/sqll/n535_20 ;
wire \u_npu_integration/flc/sqll/n533_20 ;
wire \u_npu_integration/flc/sqll/n531_20 ;
wire \u_npu_integration/flc/sqll/n529_20 ;
wire \u_npu_integration/flc/sqll/n527_20 ;
wire \u_npu_integration/flc/sqll/n525_20 ;
wire \u_npu_integration/flc/sqll/n523_20 ;
wire \u_npu_integration/flc/sqll/n521_20 ;
wire \u_npu_integration/flc/sqll/n519_20 ;
wire \u_npu_integration/flc/sqll/n517_20 ;
wire \u_npu_integration/flc/sqll/n515_20 ;
wire \u_npu_integration/flc/sqll/n513_20 ;
wire \u_npu_integration/flc/sqll/n511_20 ;
wire \u_npu_integration/flc/sqll/n509_20 ;
wire \u_npu_integration/flc/sqll/n507_20 ;
wire \u_npu_integration/flc/sqll/n505_20 ;
wire \u_npu_integration/flc/sqll/n503_20 ;
wire \u_npu_integration/flc/sqll/n501_20 ;
wire \u_npu_integration/flc/sqll/n499_20 ;
wire \u_npu_integration/flc/sqll/n497_20 ;
wire \u_npu_integration/flc/sqll/n495_20 ;
wire \u_npu_integration/flc/sqll/n493_20 ;
wire \u_npu_integration/flc/sqll/n491_20 ;
wire \u_npu_integration/flc/sqll/n489_20 ;
wire \u_npu_integration/flc/sqll/n487_20 ;
wire \u_npu_integration/flc/sqll/n485_20 ;
wire \u_npu_integration/flc/sqll/n483_20 ;
wire \u_npu_integration/flc/sqll/n481_20 ;
wire \u_npu_integration/flc/sqll/n479_20 ;
wire \u_npu_integration/flc/sqll/n477_20 ;
wire \u_npu_integration/flc/sqll/n475_20 ;
wire \u_npu_integration/flc/sqll/n473_20 ;
wire \u_npu_integration/flc/sqll/di_done_4 ;
wire \u_npu_integration/flc/sqll/n26_4 ;
wire \u_npu_integration/flc/sqll/ll_nstate_2_34 ;
wire \u_npu_integration/flc/sqll/ll_nstate_2_35 ;
wire \u_npu_integration/flc/sqll/ll_nstate_1_32 ;
wire \u_npu_integration/flc/sqll/ll_nstate_1_33 ;
wire \u_npu_integration/flc/sqll/ll_nstate_0_30 ;
wire \u_npu_integration/flc/sqll/ll_nstate_0_31 ;
wire \u_npu_integration/flc/sqll/n59_12 ;
wire \u_npu_integration/flc/sqll/n60_10 ;
wire \u_npu_integration/flc/sqll/n61_10 ;
wire \u_npu_integration/flc/sqll/n63_10 ;
wire \u_npu_integration/flc/sqll/n202_17 ;
wire \u_npu_integration/flc/sqll/n202_18 ;
wire \u_npu_integration/flc/sqll/n359_20 ;
wire \u_npu_integration/flc/sqll/n360_15 ;
wire \u_npu_integration/flc/sqll/n360_16 ;
wire \u_npu_integration/flc/sqll/n361_15 ;
wire \u_npu_integration/flc/sqll/n361_16 ;
wire \u_npu_integration/flc/sqll/n362_16 ;
wire \u_npu_integration/flc/sqll/n363_15 ;
wire \u_npu_integration/flc/sqll/n363_16 ;
wire \u_npu_integration/flc/sqll/n364_15 ;
wire \u_npu_integration/flc/sqll/n364_16 ;
wire \u_npu_integration/flc/sqll/n365_16 ;
wire \u_npu_integration/flc/sqll/n366_16 ;
wire \u_npu_integration/flc/sqll/n367_16 ;
wire \u_npu_integration/flc/sqll/n368_15 ;
wire \u_npu_integration/flc/sqll/n368_16 ;
wire \u_npu_integration/flc/sqll/n369_15 ;
wire \u_npu_integration/flc/sqll/n370_15 ;
wire \u_npu_integration/flc/sqll/n371_15 ;
wire \u_npu_integration/flc/sqll/n371_16 ;
wire \u_npu_integration/flc/sqll/n372_16 ;
wire \u_npu_integration/flc/sqll/n373_15 ;
wire \u_npu_integration/flc/sqll/n373_16 ;
wire \u_npu_integration/flc/sqll/n374_16 ;
wire \u_npu_integration/flc/sqll/n375_16 ;
wire \u_npu_integration/flc/sqll/n376_16 ;
wire \u_npu_integration/flc/sqll/n377_16 ;
wire \u_npu_integration/flc/sqll/n378_15 ;
wire \u_npu_integration/flc/sqll/n378_16 ;
wire \u_npu_integration/flc/sqll/n379_15 ;
wire \u_npu_integration/flc/sqll/n379_16 ;
wire \u_npu_integration/flc/sqll/n380_16 ;
wire \u_npu_integration/flc/sqll/n381_16 ;
wire \u_npu_integration/flc/sqll/n382_15 ;
wire \u_npu_integration/flc/sqll/n382_16 ;
wire \u_npu_integration/flc/sqll/n383_15 ;
wire \u_npu_integration/flc/sqll/n383_16 ;
wire \u_npu_integration/flc/sqll/n384_15 ;
wire \u_npu_integration/flc/sqll/n384_16 ;
wire \u_npu_integration/flc/sqll/n385_15 ;
wire \u_npu_integration/flc/sqll/n385_16 ;
wire \u_npu_integration/flc/sqll/n386_15 ;
wire \u_npu_integration/flc/sqll/n386_16 ;
wire \u_npu_integration/flc/sqll/n387_15 ;
wire \u_npu_integration/flc/sqll/n388_15 ;
wire \u_npu_integration/flc/sqll/n389_15 ;
wire \u_npu_integration/flc/sqll/n389_16 ;
wire \u_npu_integration/flc/sqll/n270_18 ;
wire \u_npu_integration/flc/sqll/n274_16 ;
wire \u_npu_integration/flc/sqll/n274_17 ;
wire \u_npu_integration/flc/sqll/n308_18 ;
wire \u_npu_integration/flc/sqll/n308_19 ;
wire \u_npu_integration/flc/sqll/n310_16 ;
wire \u_npu_integration/flc/sqll/n312_16 ;
wire \u_npu_integration/flc/sqll/ll_nstate_3_30 ;
wire \u_npu_integration/flc/sqll/r_din_31_9 ;
wire \u_npu_integration/flc/sqll/ll_nstate_1_34 ;
wire \u_npu_integration/flc/sqll/ll_nstate_1_35 ;
wire \u_npu_integration/flc/sqll/ll_nstate_0_32 ;
wire \u_npu_integration/flc/sqll/ll_nstate_0_33 ;
wire \u_npu_integration/flc/sqll/n202_19 ;
wire \u_npu_integration/flc/sqll/n270_20 ;
wire \u_npu_integration/flc/sqll/n310_17 ;
wire \u_npu_integration/flc/sqll/n310_18 ;
wire \u_npu_integration/flc/sqll/n359_22 ;
wire \u_npu_integration/flc/sqll/n182_12 ;
wire \u_npu_integration/flc/sqll/n270_22 ;
wire \u_npu_integration/flc/sqll/n381_18 ;
wire \u_npu_integration/flc/sqll/n380_18 ;
wire \u_npu_integration/flc/sqll/n377_18 ;
wire \u_npu_integration/flc/sqll/n376_18 ;
wire \u_npu_integration/flc/sqll/n375_18 ;
wire \u_npu_integration/flc/sqll/n374_18 ;
wire \u_npu_integration/flc/sqll/n372_18 ;
wire \u_npu_integration/flc/sqll/n367_18 ;
wire \u_npu_integration/flc/sqll/n366_18 ;
wire \u_npu_integration/flc/sqll/n365_18 ;
wire \u_npu_integration/flc/sqll/n362_18 ;
wire \u_npu_integration/flc/sqll/r_dout_0_11 ;
wire \u_npu_integration/flc/sqll/n59_15 ;
wire \u_npu_integration/flc/sqll/n59_20 ;
wire \u_npu_integration/flc/sqll/n66_12 ;
wire \u_npu_integration/flc/sqll/r_cs_n ;
wire \u_npu_integration/flc/sqll/r_clk_en ;
wire \u_npu_integration/flc/sqll/r_di_done ;
wire \u_npu_integration/flc/sqll/r_quad_do_en ;
wire \u_npu_integration/flc/sqll/n4_1_SUM ;
wire \u_npu_integration/flc/sqll/n4_3 ;
wire \u_npu_integration/flc/sqll/n5_1_SUM ;
wire \u_npu_integration/flc/sqll/n5_3 ;
wire \u_npu_integration/flc/sqll/n6_1_SUM ;
wire \u_npu_integration/flc/sqll/n6_3 ;
wire [2:0] \u_npu_integration/flc/sqll/ll_nstate ;
wire [2:0] \u_npu_integration/flc/sqll/r_bit_cnt ;
wire [7:0] \u_npu_integration/flc/sqll/r_hold_timeout ;
wire [2:0] \u_npu_integration/flc/sqll/r_do_cnt ;
wire [2:0] \u_npu_integration/flc/sqll/r_di_cnt ;
wire [31:0] \u_npu_integration/flc/sqll/r_dout ;
wire [3:0] \u_npu_integration/flc/sqll/rr_dout_0 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF spi_io_0_iobuf (
	.I(n78_3),
	.OEN(spi_fl_io_0_5),
	.IO(spi_io[0]),
	.O(spi_io_in[0])
);
IOBUF spi_io_1_iobuf (
	.I(rr_dout[1]),
	.OEN(spi_fl_io_1_5),
	.IO(spi_io[1]),
	.O(spi_io_in[1])
);
IOBUF spi_io_2_iobuf (
	.I(n87_5),
	.OEN(spi_fl_io_0_5),
	.IO(spi_io[2]),
	.O(spi_io_in[2])
);
IOBUF spi_io_3_iobuf (
	.I(n92_5),
	.OEN(spi_fl_io_0_5),
	.IO(spi_io[3]),
	.O(spi_io_in[3])
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(O_psram_ck[1])
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(O_psram_ck_n[1])
);
OBUF gowin_buf_2 (
	.I(HRESETn),
	.O(O_psram_reset_n[0])
);
OBUF gowin_buf_3 (
	.I(GND),
	.O(O_psram_reset_n[1])
);
OBUF gowin_buf_4 (
	.I(GND),
	.O(O_psram_cs_n[1])
);
OBUF gowin_buf_5 (
	.I(GND),
	.O(HRESPS)
);
IOBUF \u_npu_integration/prc/pri/pri_io/iorwds  (
	.I(\u_npu_integration/prc/pri/pri_io/rwdso ),
	.OEN(\u_npu_integration/prc/pri/pri_io/rwdsoe ),
	.IO(IO_psram_rwds[0]),
	.O(\u_npu_integration/prc/pri/pri_io/rwdsi )
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[0].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [0]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [0])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[1].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [1]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [1])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[2].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [2]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [2])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[3].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [3]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [3])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[4].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [4]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [4])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[5].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [5]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [5])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[6].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [6]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [6])
);
IOBUF \u_npu_integration/prc/pri/pri_io/io_gen[7].iobdq  (
	.I(\u_npu_integration/prc/pri/pri_io/dqo [7]),
	.OEN(\u_npu_integration/prc/pri/pri_io/dqoe [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_npu_integration/prc/pri/pri_io/dqi [7])
);
LUT1 \u_npu_integration/n673_s2  (
	.I0(HRESETn),
	.F(\u_npu_integration/n673_6 )
);
defparam \u_npu_integration/n673_s2 .INIT=2'h1;
LUT2 \u_npu_integration/ahb_regs/n4_s0  (
	.I0(\u_npu_integration/ahb_regs/read_en_reg ),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.F(\u_npu_integration/ahb_regs/n4_4 )
);
defparam \u_npu_integration/ahb_regs/n4_s0 .INIT=4'hE;
LUT3 \u_npu_integration/ahb_regs/n5524_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5484_4 ),
	.I2(\u_npu_integration/ahb_regs/n5524_4 ),
	.F(\u_npu_integration/ahb_regs/n5524_3 )
);
defparam \u_npu_integration/ahb_regs/n5524_s0 .INIT=8'h40;
LUT4 \u_npu_integration/ahb_regs/n5588_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5484_4 ),
	.I3(\u_npu_integration/ahb_regs/n5588_4 ),
	.F(\u_npu_integration/n5588_3 )
);
defparam \u_npu_integration/ahb_regs/n5588_s0 .INIT=16'h4000;
LUT3 \u_npu_integration/ahb_regs/n5620_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5484_4 ),
	.I2(\u_npu_integration/ahb_regs/n5620_4 ),
	.F(\u_npu_integration/ahb_regs/n5620_3 )
);
defparam \u_npu_integration/ahb_regs/n5620_s0 .INIT=8'h80;
LUT3 \u_npu_integration/ahb_regs/n5652_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5484_4 ),
	.I2(\u_npu_integration/ahb_regs/n5524_4 ),
	.F(\u_npu_integration/ahb_regs/n5652_3 )
);
defparam \u_npu_integration/ahb_regs/n5652_s0 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/n5716_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5588_4 ),
	.I3(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5716_3 )
);
defparam \u_npu_integration/ahb_regs/n5716_s0 .INIT=16'h1000;
LUT3 \u_npu_integration/ahb_regs/n5780_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5524_4 ),
	.I2(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5780_3 )
);
defparam \u_npu_integration/ahb_regs/n5780_s0 .INIT=8'h40;
LUT4 \u_npu_integration/ahb_regs/n5844_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5588_4 ),
	.I3(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5844_3 )
);
defparam \u_npu_integration/ahb_regs/n5844_s0 .INIT=16'h4000;
LUT3 \u_npu_integration/ahb_regs/n5908_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.I2(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5908_3 )
);
defparam \u_npu_integration/ahb_regs/n5908_s0 .INIT=8'h80;
LUT3 \u_npu_integration/ahb_regs/n5940_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5524_4 ),
	.I2(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5940_3 )
);
defparam \u_npu_integration/ahb_regs/n5940_s0 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/n6004_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5588_4 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6004_3 )
);
defparam \u_npu_integration/ahb_regs/n6004_s0 .INIT=16'h1000;
LUT3 \u_npu_integration/ahb_regs/n6068_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5524_4 ),
	.I2(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6068_3 )
);
defparam \u_npu_integration/ahb_regs/n6068_s0 .INIT=8'h40;
LUT3 \u_npu_integration/ahb_regs/n6132_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.I2(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6132_3 )
);
defparam \u_npu_integration/ahb_regs/n6132_s0 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/n6164_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5588_4 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6164_3 )
);
defparam \u_npu_integration/ahb_regs/n6164_s0 .INIT=16'h4000;
LUT3 \u_npu_integration/ahb_regs/n6196_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5524_4 ),
	.I2(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6196_3 )
);
defparam \u_npu_integration/ahb_regs/n6196_s0 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/n6258_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5588_4 ),
	.I3(\u_npu_integration/ahb_regs/n5876_4 ),
	.F(\u_npu_integration/ahb_regs/n6258_3 )
);
defparam \u_npu_integration/ahb_regs/n6258_s0 .INIT=16'h1000;
LUT3 \u_npu_integration/ahb_regs/n6322_s0  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5524_4 ),
	.I2(\u_npu_integration/ahb_regs/n5876_4 ),
	.F(\u_npu_integration/ahb_regs/n6322_3 )
);
defparam \u_npu_integration/ahb_regs/n6322_s0 .INIT=8'h40;
LUT4 \u_npu_integration/ahb_regs/reg_mem_read_s1  (
	.I0(\u_npu_integration/psram_cstate [2]),
	.I1(\u_npu_integration/psram_cstate [1]),
	.I2(\u_npu_integration/psram_cstate [0]),
	.I3(\u_npu_integration/ahb_regs/reg_mem_read_5 ),
	.F(\u_npu_integration/reg_mem_read )
);
defparam \u_npu_integration/ahb_regs/reg_mem_read_s1 .INIT=16'hFF40;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_29 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_27 ),
	.F(HRDATAS[31])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_6 ),
	.F(HRDATAS[30])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s .INIT=16'hBFFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_29_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_29_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_29_6 ),
	.F(HRDATAS[29])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s .INIT=16'hBFFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_26 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_24 ),
	.F(HRDATAS[28])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_27_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_27_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_27_23 ),
	.F(HRDATAS[27])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_26_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_26_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_26_6 ),
	.F(HRDATAS[26])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s .INIT=16'hBFFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_25_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_25_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_25_6 ),
	.F(HRDATAS[25])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s .INIT=16'hBFFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_24_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_24_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_24_23 ),
	.F(HRDATAS[24])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_33 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_4 ),
	.I2(\u_npu_integration/ahb_regs/r_blk_mem_addr [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.F(HRDATAS[23])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s .INIT=16'hF011;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_5 ),
	.F(HRDATAS[22])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s .INIT=8'h7F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s  (
	.I0(\u_npu_integration/conv_dim_in_offset_y_init [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_5 ),
	.F(HRDATAS[21])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s .INIT=16'hA3FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_20_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_20_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_20_23 ),
	.F(HRDATAS[20])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_19_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_19_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_19_23 ),
	.F(HRDATAS[19])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_6 ),
	.F(HRDATAS[18])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s .INIT=16'h7FFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_17_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_17_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_17_23 ),
	.F(HRDATAS[17])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s  (
	.I0(\u_npu_integration/conv_dim_in_offset_y_init [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_16_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_16_4 ),
	.F(HRDATAS[16])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s .INIT=16'hA3FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s  (
	.I0(\u_npu_integration/conv_dim_in_offset_x_init [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_15_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_15_4 ),
	.F(HRDATAS[15])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s .INIT=16'hA3FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_14_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_14_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_14_23 ),
	.F(HRDATAS[14])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_13_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_13_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_13_23 ),
	.F(HRDATAS[13])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_12_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_12_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_12_23 ),
	.F(HRDATAS[12])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s  (
	.I0(\u_npu_integration/conv_dim_in_offset_x_init [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_11_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_11_4 ),
	.F(HRDATAS[11])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s .INIT=16'hA3FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_10_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_10_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_10_23 ),
	.F(HRDATAS[10])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s .INIT=16'hFF0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_6 ),
	.F(HRDATAS[9])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s .INIT=16'h7FFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_8_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_8_6 ),
	.F(HRDATAS[8])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s .INIT=16'hBFFF;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_7_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_3 ),
	.F(HRDATAS[7])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s .INIT=8'hF8;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s  (
	.I0(\u_npu_integration/conv_depth_multiplier [6]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_5 ),
	.F(HRDATAS[6])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s .INIT=16'h0BFF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_3 ),
	.I1(\u_npu_integration/conv_ch_im_in [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_5 ),
	.F(HRDATAS[5])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s .INIT=16'hC5FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_29 ),
	.F(HRDATAS[4])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s .INIT=16'h004F;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_3_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_33 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_5 ),
	.F(HRDATAS[3])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s .INIT=8'h1F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_2_3 ),
	.I1(\u_npu_integration/conv_ch_im_in [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_4 ),
	.F(HRDATAS[2])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s .INIT=16'hC5FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s  (
	.I0(\u_npu_integration/conv_batch_in_size [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_5 ),
	.F(HRDATAS[1])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s .INIT=16'hA3FF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_0_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_0_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_6 ),
	.F(HRDATAS[0])
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s .INIT=16'hB0FF;
LUT3 \u_npu_integration/ahb_regs/trans_req_s0  (
	.I0(HREADYS),
	.I1(HSELS),
	.I2(HTRANSS[1]),
	.F(\u_npu_integration/ahb_regs/trans_req )
);
defparam \u_npu_integration/ahb_regs/trans_req_s0 .INIT=8'h80;
LUT3 \u_npu_integration/ahb_regs/update_read_req_s0  (
	.I0(HREADYS),
	.I1(\u_npu_integration/ahb_regs/read_en_reg ),
	.I2(\u_npu_integration/ahb_regs/ahb_read_req ),
	.F(\u_npu_integration/ahb_regs/update_read_req )
);
defparam \u_npu_integration/ahb_regs/update_read_req_s0 .INIT=8'hF8;
LUT3 \u_npu_integration/ahb_regs/update_write_req_s0  (
	.I0(HREADYS),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.I2(\u_npu_integration/ahb_regs/ahb_write_req ),
	.F(\u_npu_integration/ahb_regs/update_write_req )
);
defparam \u_npu_integration/ahb_regs/update_write_req_s0 .INIT=8'hF8;
LUT4 \u_npu_integration/ahb_regs/xfer_nstate_s0  (
	.I0(\u_npu_integration/ahb_regs/xfer_nstate_4 ),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.I2(\u_npu_integration/ahb_regs/trans_req ),
	.I3(\u_npu_integration/ahb_regs/xfer_state ),
	.F(\u_npu_integration/ahb_regs/xfer_nstate )
);
defparam \u_npu_integration/ahb_regs/xfer_nstate_s0 .INIT=16'h44F0;
LUT4 \u_npu_integration/ahb_regs/psram_nstate_2_s10  (
	.I0(\u_npu_integration/reg_mem_ready ),
	.I1(\u_npu_integration/psram_cstate [1]),
	.I2(\u_npu_integration/psram_cstate [0]),
	.I3(\u_npu_integration/psram_cstate [2]),
	.F(\u_npu_integration/ahb_regs/psram_nstate_2_17 )
);
defparam \u_npu_integration/ahb_regs/psram_nstate_2_s10 .INIT=16'h01C0;
LUT4 \u_npu_integration/ahb_regs/psram_nstate_0_s10  (
	.I0(\u_npu_integration/ahb_regs/reg_mem_read_5 ),
	.I1(\u_npu_integration/r_image_data_we ),
	.I2(\u_npu_integration/psram_cstate [0]),
	.I3(\u_npu_integration/ahb_regs/psram_nstate_0_18 ),
	.F(\u_npu_integration/ahb_regs/psram_nstate [0])
);
defparam \u_npu_integration/ahb_regs/psram_nstate_0_s10 .INIT=16'h0E00;
LUT2 \u_npu_integration/ahb_regs/psram_nstate_1_s9  (
	.I0(\u_npu_integration/ahb_regs/psram_nstate_1_16 ),
	.I1(\u_npu_integration/psram_cstate [2]),
	.F(\u_npu_integration/ahb_regs/psram_nstate [1])
);
defparam \u_npu_integration/ahb_regs/psram_nstate_1_s9 .INIT=4'h2;
LUT4 \u_npu_integration/ahb_regs/n5484_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.I2(\u_npu_integration/ahb_regs/n5484_6 ),
	.I3(\u_npu_integration/ahb_regs/n5484_7 ),
	.F(\u_npu_integration/ahb_regs/n5484_4 )
);
defparam \u_npu_integration/ahb_regs/n5484_s1 .INIT=16'h4000;
LUT2 \u_npu_integration/ahb_regs/n5516_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.F(\u_npu_integration/ahb_regs/n5516_4 )
);
defparam \u_npu_integration/ahb_regs/n5516_s1 .INIT=4'h4;
LUT4 \u_npu_integration/ahb_regs/n5524_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [1]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [0]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I3(\u_npu_integration/ahb_regs/addr_reg [2]),
	.F(\u_npu_integration/ahb_regs/n5524_4 )
);
defparam \u_npu_integration/ahb_regs/n5524_s1 .INIT=16'h1000;
LUT3 \u_npu_integration/ahb_regs/n5588_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [1]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [0]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [2]),
	.F(\u_npu_integration/ahb_regs/n5588_4 )
);
defparam \u_npu_integration/ahb_regs/n5588_s1 .INIT=8'h10;
LUT4 \u_npu_integration/ahb_regs/n5620_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [2]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [1]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [0]),
	.I3(\u_npu_integration/ahb_regs/addr_reg [3]),
	.F(\u_npu_integration/ahb_regs/n5620_4 )
);
defparam \u_npu_integration/ahb_regs/n5620_s1 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/n5684_s1  (
	.I0(\u_npu_integration/ahb_regs/write_en_reg ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I2(\u_npu_integration/ahb_regs/n5484_6 ),
	.I3(\u_npu_integration/ahb_regs/n5484_7 ),
	.F(\u_npu_integration/ahb_regs/n5684_4 )
);
defparam \u_npu_integration/ahb_regs/n5684_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/n5876_s1  (
	.I0(\u_npu_integration/ahb_regs/write_en_reg ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I2(\u_npu_integration/ahb_regs/n5484_7 ),
	.I3(\u_npu_integration/ahb_regs/n5876_5 ),
	.F(\u_npu_integration/ahb_regs/n5876_4 )
);
defparam \u_npu_integration/ahb_regs/n5876_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/n5972_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.I2(\u_npu_integration/ahb_regs/n5484_7 ),
	.I3(\u_npu_integration/ahb_regs/n5876_5 ),
	.F(\u_npu_integration/ahb_regs/n5972_4 )
);
defparam \u_npu_integration/ahb_regs/n5972_s1 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/reg_mem_read_s2  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/read_en_reg ),
	.I2(\u_npu_integration/ahb_regs/reg_mem_read_8 ),
	.I3(\u_npu_integration/ahb_regs/n5516_4 ),
	.F(\u_npu_integration/ahb_regs/reg_mem_read_5 )
);
defparam \u_npu_integration/ahb_regs/reg_mem_read_s2 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [31]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_stride [2]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s1 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_30_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [30]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s2 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s3  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [30]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_dim_out_offset [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_29_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_29_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s0 .INIT=16'hF077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_29_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_out_size [13]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s1 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s2  (
	.I0(\u_npu_integration/conv_stride [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I2(\u_npu_integration/conv_dim_out_offset [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s3  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [29]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_27_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_27_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [11]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_27_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_26_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_26_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s0 .INIT=16'hF077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_26_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_padding [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s1 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s2  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [26]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_dim_out_offset [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [26]),
	.I2(\u_npu_integration/conv_batch_out_size [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_25_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_25_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s0 .INIT=16'hF077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_25_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_padding [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s1 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [25]),
	.I2(\u_npu_integration/conv_dim_out_offset [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s3  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [25]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_batch_out_size [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_24_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_24_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s0 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [8]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_24_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s1  (
	.I0(\u_npu_integration/conv_dim_in_offset_y_init [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_6 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s1 .INIT=16'hF400;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s2 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_6 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_7 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s0 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_12 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_6 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_7 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s0 .INIT=16'h8000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_21_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s1 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_21_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_12 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_13 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_20_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_20_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_20_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_19_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_19_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_19_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s0  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [18]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s0 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s2  (
	.I0(\u_npu_integration/pool_stride_col_size [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_15 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_16 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_17 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s3 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_17_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_17_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_17_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_16_5 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_16_6 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_7 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_16_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s0 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_16_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_15_5 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_15_6 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_7 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_15_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s0 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [15]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_15_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_14_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_14_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [14]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_14_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_13_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_13_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [13]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_13_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_12_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_12_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_12_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_11_5 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_11_6 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_7 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_11_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s0 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_in_size [11]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_11_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_10_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_10_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s0 .INIT=16'hF077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [10]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_10_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s0  (
	.I0(\u_npu_integration/pool_stride_row_size [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s0 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [9]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_29 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s2 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s3 .INIT=16'hE000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_8_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_8 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s0 .INIT=16'hF077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_8_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [8]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s1 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s2  (
	.I0(\u_npu_integration/conv_ch_im_in [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_26 ),
	.I2(\u_npu_integration/conv_dilation [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s3  (
	.I0(\u_npu_integration/reg_mem_addr [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_dim_in_offset [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_7_4 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_7_5 ),
	.I2(\u_npu_integration/ahb_regs/reg_rdata_fl [7]),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s0 .INIT=16'hF077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_6_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s0 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_27 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s2 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_in_x [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_6 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s0 .INIT=16'h7077;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_5_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s1 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [5]),
	.I2(\u_npu_integration/ahb_regs/reg_rdata_fl [5]),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s0 .INIT=16'h4F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s1  (
	.I0(\u_npu_integration/conv_dim_in_offset_x_init [4]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I2(\u_npu_integration/conv_input_offset [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s1 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_12 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s2 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s0 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/conv_ch_im_in [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s2 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_in_x [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_5 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s0 .INIT=16'h7077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [2]),
	.I2(\u_npu_integration/ahb_regs/reg_rdata_fl [2]),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s1 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_6 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_7 ),
	.I2(\u_npu_integration/conv_dim_in_offset [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s0 .INIT=16'h0BBB;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_1_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s1 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_1_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s0  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_0_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_0_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_3 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s0 .INIT=16'h4F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s1 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s2  (
	.I0(\u_npu_integration/conv_depth_multiplier [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s2 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/conv_ch_im_in [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_26 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s3 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/xfer_nstate_s1  (
	.I0(\u_npu_integration/psram_cstate [0]),
	.I1(\u_npu_integration/psram_cstate [1]),
	.I2(\u_npu_integration/psram_cstate [2]),
	.I3(\u_npu_integration/reg_mem_ready ),
	.F(\u_npu_integration/ahb_regs/xfer_nstate_4 )
);
defparam \u_npu_integration/ahb_regs/xfer_nstate_s1 .INIT=16'h1400;
LUT3 \u_npu_integration/ahb_regs/xfer_nstate_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/xfer_nstate_5 )
);
defparam \u_npu_integration/ahb_regs/xfer_nstate_s2 .INIT=8'h01;
LUT2 \u_npu_integration/ahb_regs/psram_nstate_0_s11  (
	.I0(\u_npu_integration/psram_cstate [1]),
	.I1(\u_npu_integration/psram_cstate [2]),
	.F(\u_npu_integration/ahb_regs/psram_nstate_0_18 )
);
defparam \u_npu_integration/ahb_regs/psram_nstate_0_s11 .INIT=4'h1;
LUT4 \u_npu_integration/ahb_regs/psram_nstate_1_s10  (
	.I0(\u_npu_integration/ahb_regs/reg_mem_read_5 ),
	.I1(\u_npu_integration/reg_mem_ready ),
	.I2(\u_npu_integration/psram_cstate [0]),
	.I3(\u_npu_integration/psram_cstate [1]),
	.F(\u_npu_integration/ahb_regs/psram_nstate_1_16 )
);
defparam \u_npu_integration/ahb_regs/psram_nstate_1_s10 .INIT=16'h03FA;
LUT4 \u_npu_integration/ahb_regs/n5484_s3  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [9]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [8]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [7]),
	.I3(\u_npu_integration/ahb_regs/addr_reg [6]),
	.F(\u_npu_integration/ahb_regs/n5484_6 )
);
defparam \u_npu_integration/ahb_regs/n5484_s3 .INIT=16'h0001;
LUT2 \u_npu_integration/ahb_regs/n5484_s4  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [11]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [10]),
	.F(\u_npu_integration/ahb_regs/n5484_7 )
);
defparam \u_npu_integration/ahb_regs/n5484_s4 .INIT=4'h1;
LUT3 \u_npu_integration/ahb_regs/n5484_s5  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [2]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [1]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [0]),
	.F(\u_npu_integration/ahb_regs/n5484_8 )
);
defparam \u_npu_integration/ahb_regs/n5484_s5 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/n5876_s2  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [9]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [8]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [7]),
	.I3(\u_npu_integration/ahb_regs/addr_reg [6]),
	.F(\u_npu_integration/ahb_regs/n5876_5 )
);
defparam \u_npu_integration/ahb_regs/n5876_s2 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_16 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_17 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s5 .INIT=16'hD000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_31_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [15]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_31_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [31]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_13 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_17 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_18 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s5 .INIT=16'h4000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_30_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s6 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_30_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s7 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [30]),
	.I2(\u_npu_integration/conv_batch_out_size [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s8 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_30_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s9 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_29_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_29_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_12 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_29_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_29_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_29_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_29_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s5 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s6  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [29]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_28_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_stride [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_28_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [28]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_27_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_27_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_27_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [27]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_27_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_27_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_out_size [11]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_27_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_padding [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_26_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_26_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_12 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_26_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_26_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_26_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_26_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s5 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [26]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_25_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_25_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_12 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_25_13 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_25_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_25_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_25_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s5 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/conv_ch_im_out [9]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_24_27 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_24_12 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s4 .INIT=16'hF0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_24_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s5 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s6  (
	.I0(\u_npu_integration/conv_padding [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [24]),
	.I2(\u_npu_integration/conv_batch_out_size [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s3 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_out_offset [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s4 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s5  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/n5484_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_17 ),
	.I3(\u_npu_integration/ahb_regs/n4_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s5 .INIT=16'hBB0F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s6  (
	.I0(\u_npu_integration/ahb_regs/n5484_6 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_18 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s7  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_21 ),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s7 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [22]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [6]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s4 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [22]),
	.I2(\u_npu_integration/ahb_regs/r_conv_bias_offset [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s5 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s6  (
	.I0(\u_npu_integration/conv_input_offset [22]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s7  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [22]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_batch_out_size [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s8  (
	.I0(\u_npu_integration/conv_ch_im_out [6]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s9  (
	.I0(\u_npu_integration/conv_batch [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I2(\u_npu_integration/conv_dim_out_offset [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [22]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [6]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s11 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_ch_im_in [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_24 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s12 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [22]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s14  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_addr [22]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s14 .INIT=16'h7077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [21]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [21]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s4 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_17 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_18 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s5 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [21]),
	.I2(\u_npu_integration/ahb_regs/r_conv_bias_offset [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_21 ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s8  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/n5588_4 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_21 ),
	.I3(\u_npu_integration/ahb_regs/n4_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s8 .INIT=16'hBB0F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s9  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [21]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_batch [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s9 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_21_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [21]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s10 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s11  (
	.I0(\u_npu_integration/conv_ch_im_out [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_26 ),
	.I2(\u_npu_integration/conv_dim_out_offset [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_20_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_20_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_20_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_20_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_20_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s5 .INIT=16'hD000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_20_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_batch [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_20_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [20]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_19_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_19_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_19_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [19]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_19_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_19_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_kernel [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_19_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [19]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s7 .INIT=8'h70;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s4 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s5 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [18]),
	.I2(\u_npu_integration/wt_mem_offset [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_ch_im_in [2]),
	.I2(\u_npu_integration/pool_padding [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s8  (
	.I0(\u_npu_integration/conv_filter_offset [18]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [18]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_offset [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s9 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s10 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s11 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s12  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [18]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_ch_im_out [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [18]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_27 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s13 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_kernel [2]),
	.I2(\u_npu_integration/conv_batch_out_size [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_23 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_24 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s15 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_17_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_17_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_17_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_17_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_17_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s5 .INIT=16'hD000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_17_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [17]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_17_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_kernel [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [16]),
	.I2(\u_npu_integration/wt_mem_offset [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [16]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_16_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_16_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_16_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_16_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_16_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_out_size [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s6 .INIT=8'h70;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_16_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_kernel [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [15]),
	.I2(\u_npu_integration/bias_mem_offset [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_max [7]),
	.I2(\u_npu_integration/wt_mem_offset [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s3 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_15_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_15_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_15_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_stride_size [15]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_15_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_15_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s6 .INIT=8'h70;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_15_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_in_size [15]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_14_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_14_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_14_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [14]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_14_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_14_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [14]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_14_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [14]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_13_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_13_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_13_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [13]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_13_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_13_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_13_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [13]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_12_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_12_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_12_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k1 [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_12_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_12_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_12_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s2  (
	.I0(\u_npu_integration/conv_k1 [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s2 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_11_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_11_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_11_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s3 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s4  (
	.I0(\u_npu_integration/conv_input_offset [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s4 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_11_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_11_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s5 .INIT=16'hE000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_11_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [11]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s6 .INIT=8'h70;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_11_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_8_26 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [11]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_11_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_10_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_10_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_10_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.I1(\u_npu_integration/pool_stride [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_10_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_10_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I1(\u_npu_integration/conv_batch_in_size [10]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s6 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_10_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s7 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [9]),
	.I2(\u_npu_integration/wt_mem_offset [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s4 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s5  (
	.I0(\u_npu_integration/conv_k1 [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/conv_activation_max [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s5 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/conv_output_offset [9]),
	.I2(\u_npu_integration/pool_stride [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [9]),
	.I2(\u_npu_integration/bias_mem_offset [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [9]),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s11  (
	.I0(\u_npu_integration/ahb_regs/n5876_5 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_18 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [1]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_23 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_24 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_25 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s13 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [9]),
	.I2(\u_npu_integration/pool_image_row_size [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_8_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_8_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [8]),
	.I2(\u_npu_integration/bias_mem_offset [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s5 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [0]),
	.I2(\u_npu_integration/conv_batch_in_size [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s1  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_6 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_7_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_4 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s1 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_7_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_7_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_7_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s3  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_13 ),
	.I3(\u_npu_integration/ahb_regs/n4_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s3 .INIT=16'hBB0F;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_6_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s4 .INIT=8'hE0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_6_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s6 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_19 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s7 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/conv_ch_im_in [6]),
	.I2(\u_npu_integration/conv_dim_im_in_x [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s3 .INIT=16'h4F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_36 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s4 .INIT=16'h0D00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_15 ),
	.I2(\u_npu_integration/pool_dim_im_in_x [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s4 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s5 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s6  (
	.I0(\u_npu_integration/conv_output_offset [4]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s6 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s7 .INIT=16'h0700;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_4_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s8 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_4_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s9 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s10 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_3_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s3 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_31 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s4 .INIT=16'h1F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s5 .INIT=16'h8F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I1(\u_npu_integration/reg_mem_addr [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_17 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s6 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s2  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_2_7 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_2_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_5 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s2 .INIT=16'h4F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/conv_depth_multiplier [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_27 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s3 .INIT=16'h0D00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_11 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_12 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_13 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s3 .INIT=16'h4F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s4  (
	.I0(\u_npu_integration/conv_dim_in_offset_x_init [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I2(\u_npu_integration/conv_input_offset [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s4 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s5  (
	.I0(\u_npu_integration/reg_mem_addr [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_ch_im_in [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s5 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s6  (
	.I0(\u_npu_integration/ahb_regs/reg_rdata_fl [1]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.I2(\u_npu_integration/conv_dim_im_in_x [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s6 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s7  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_depth_multiplier [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s7 .INIT=16'h0F77;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s4  (
	.I0(\u_npu_integration/pool_dim_im_in_x [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_16 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s4 .INIT=16'hF400;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s5  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_multiplier [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I2(\u_npu_integration/bias_mem_offset [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s5 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s6 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s7  (
	.I0(\u_npu_integration/conv_input_offset [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I2(\u_npu_integration/conv_output_offset [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s7 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s8  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_k1 [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s9  (
	.I0(\u_npu_integration/conv_batch_in_size [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s9 .INIT=16'h0F77;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s11  (
	.I0(\u_npu_integration/ahb_regs/reg_rdata_fl [0]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.I2(\u_npu_integration/conv_dim_im_in_x [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [31]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [31]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_offset [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [31]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [15]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s11 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_31_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s12 .INIT=8'h0E;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [31]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s13 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_31_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_bias_offset [31]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s14 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [31]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_31_22 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s15 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_stride [3]),
	.I2(\u_npu_integration/conv_batch_out_size [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [30]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [30]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s12  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_offset [30]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_bias_offset [30]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s14  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_size [30]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_21 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s14 .INIT=16'h8F00;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_30_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [30]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s15 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [30]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [14]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s7  (
	.I0(\u_npu_integration/ahb_regs/r_conv_bias_offset [29]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [29]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [29]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s10  (
	.I0(\u_npu_integration/conv_k2 [13]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_offset [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s11  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_size [29]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s11 .INIT=16'h8F00;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_29_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [29]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_29_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s12 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [13]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [29]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [28]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s9  (
	.I0(\u_npu_integration/conv_filter_offset [28]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [28]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s11  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_offset [28]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s11 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_28_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s12 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [28]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s13 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_28_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_21 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_28_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s14 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [28]),
	.I2(\u_npu_integration/conv_batch_out_size [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [27]),
	.I2(\u_npu_integration/ahb_regs/r_conv_bias_offset [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [27]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [27]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s11  (
	.I0(\u_npu_integration/conv_filter_offset [27]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [27]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_27_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_27_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_27_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_27_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [27]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [26]),
	.I2(\u_npu_integration/conv_filter_offset [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s8  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_offset [26]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s9  (
	.I0(\u_npu_integration/ahb_regs/r_conv_bias_offset [26]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [26]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s11  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_size [26]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s11 .INIT=16'h8F00;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_26_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [10]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_26_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s12 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s13  (
	.I0(\u_npu_integration/pool_stride_col_size [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [26]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s7  (
	.I0(\u_npu_integration/ahb_regs/r_conv_bias_offset [25]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_limit [25]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s9  (
	.I0(\u_npu_integration/conv_filter_offset [25]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [25]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s11  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_size [25]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s11 .INIT=16'h8F00;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_25_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [25]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_25_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s12 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [9]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [25]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s9  (
	.I0(\u_npu_integration/ahb_regs/r_ctrl_sts [24]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_15 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s9 .INIT=16'h7770;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [24]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_24_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s10 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_24_18 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_24_19 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_24_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_24_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s11 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [23]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_23 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_24 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s8 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [23]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_26 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s9 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_27 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_28 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s10 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [23]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_29 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_30 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s11 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_batch [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s12 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [23]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_31 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s13 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s14  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [3]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [2]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [1]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [0]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s14 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s15  (
	.I0(\u_npu_integration/ahb_regs/write_en_reg ),
	.I1(\u_npu_integration/ahb_regs/read_en_reg ),
	.I2(\u_npu_integration/ahb_regs/addr_reg [11]),
	.I3(\u_npu_integration/ahb_regs/addr_reg [10]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s15 .INIT=16'h000E;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s16  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [9]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [8]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [7]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [6]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s16 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s17  (
	.I0(\u_npu_integration/ahb_regs/read_en_reg ),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [11]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [10]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s17 .INIT=16'h0001;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s18  (
	.I0(\u_npu_integration/ahb_regs/write_en_reg ),
	.I1(\u_npu_integration/ahb_regs/read_en_reg ),
	.I2(\u_npu_integration/ahb_regs/addr_reg [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s18 .INIT=8'h0E;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_23_s19  (
	.I0(\u_npu_integration/ahb_regs/read_en_reg ),
	.I1(\u_npu_integration/ahb_regs/write_en_reg ),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s19 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s15 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s16 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s17 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s18 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s19 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_22_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s20 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [22]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s21 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_22_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [22]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [22]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_22_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_22_s22 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s12  (
	.I0(\u_npu_integration/pool_stride_col_size [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [21]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_23 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/conv_filter_offset [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s14 .INIT=16'h0BBB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s15  (
	.I0(\u_npu_integration/conv_k2 [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/conv_input_offset [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [21]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [21]),
	.I2(\u_npu_integration/pool_ch_im_in [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s18  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [3]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [1]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [0]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [2]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s18 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [21]),
	.I2(\u_npu_integration/conv_batch_out_size [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [20]),
	.I2(\u_npu_integration/conv_filter_offset [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_bias_offset [20]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [20]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [20]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [20]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s12 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_20_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_ch_im_in [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s13 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [20]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_20_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_20_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s14 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [20]),
	.I2(\u_npu_integration/conv_batch_out_size [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [19]),
	.I2(\u_npu_integration/pool_padding [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [19]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [19]),
	.I2(\u_npu_integration/wt_mem_offset [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [19]),
	.I2(\u_npu_integration/pool_ch_im_in [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [19]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_19_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_19_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_19_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_19_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [19]),
	.I2(\u_npu_integration/conv_batch_out_size [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s14 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s16 .INIT=8'h01;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_18_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s17 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s19  (
	.I0(\u_npu_integration/conv_dim_out_offset [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I2(\u_npu_integration/conv_dim_in_offset_y_init [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [18]),
	.I2(\u_npu_integration/bias_mem_offset [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s21  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_addr [18]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s21 .INIT=16'h7077;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [17]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [17]),
	.I2(\u_npu_integration/conv_filter_offset [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [17]),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_ch_im_in [1]),
	.I2(\u_npu_integration/pool_padding [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [17]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s12 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_17_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [17]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s13 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [17]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_17_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_17_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s14 .INIT=16'h7000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [17]),
	.I2(\u_npu_integration/conv_batch_out_size [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s8  (
	.I0(\u_npu_integration/conv_k2 [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/conv_input_offset [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_ch_im_in [0]),
	.I2(\u_npu_integration/pool_padding [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [16]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [16]),
	.I2(\u_npu_integration/bias_mem_offset [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [16]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s13  (
	.I0(\u_npu_integration/ahb_regs/r_ctrl_sts [16]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_16_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s13 .INIT=16'h7770;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [16]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s15  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [16]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_ch_im_out [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s8  (
	.I0(\u_npu_integration/conv_k1 [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_offset [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [15]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [15]),
	.I2(\u_npu_integration/conv_filter_offset [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [15]),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s12  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s13  (
	.I0(\u_npu_integration/pool_start_address [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_15_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s13 .INIT=16'h7770;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s14  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_dim_in_offset [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s15  (
	.I0(\u_npu_integration/reg_mem_addr [15]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s8  (
	.I0(\u_npu_integration/conv_k1 [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_offset [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s9  (
	.I0(\u_npu_integration/wt_mem_offset [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s10  (
	.I0(\u_npu_integration/bias_mem_offset [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s11  (
	.I0(\u_npu_integration/conv_filter_offset [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [14]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_14_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_14_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_14_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_14_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [6]),
	.I2(\u_npu_integration/conv_batch_in_size [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_max [5]),
	.I2(\u_npu_integration/bias_mem_offset [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [13]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k1 [13]),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [13]),
	.I2(\u_npu_integration/wt_mem_offset [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [13]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_13_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_13_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_13_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_13_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [13]),
	.I2(\u_npu_integration/conv_batch_in_size [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [12]),
	.I2(\u_npu_integration/conv_activation_max [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s9  (
	.I0(\u_npu_integration/conv_filter_offset [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [4]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s11  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_offset [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [12]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_12_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_12_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_12_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_12_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [12]),
	.I2(\u_npu_integration/conv_batch_in_size [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [11]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s9  (
	.I0(\u_npu_integration/wt_mem_offset [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I2(\u_npu_integration/pool_stride [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s10  (
	.I0(\u_npu_integration/conv_filter_offset [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/conv_output_offset [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_max [3]),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [3]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [11]),
	.I2(\u_npu_integration/pool_image_row_size [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s14  (
	.I0(\u_npu_integration/ahb_regs/r_pool_stride_size [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s15  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_dim_in_offset [11]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_11_s16  (
	.I0(\u_npu_integration/conv_dim_im_out_x [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I2(\u_npu_integration/conv_dilation [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_11_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_11_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [10]),
	.I2(\u_npu_integration/conv_activation_max [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s8 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s9  (
	.I0(\u_npu_integration/conv_output_offset [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k1 [10]),
	.I2(\u_npu_integration/pool_image_dim_in_x_last [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s11  (
	.I0(\u_npu_integration/conv_input_offset [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [10]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_10_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s12 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_10_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_10_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_10_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s13 .INIT=8'hB0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/conv_dilation [2]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s14 .INIT=16'h0777;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_9_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s15 .INIT=4'h1;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s16  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [9]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [8]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [7]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [6]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s16 .INIT=16'h0100;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_9_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s17 .INIT=4'h1;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_9_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s18 .INIT=4'h1;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s19  (
	.I0(\u_npu_integration/conv_ch_im_in [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s20  (
	.I0(\u_npu_integration/reg_mem_addr [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_5 ),
	.I2(\u_npu_integration/conv_dilation [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s21  (
	.I0(\u_npu_integration/conv_batch_in_size [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s21 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [1]),
	.I2(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [9]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s22 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [8]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_24 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_8_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s8 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [8]),
	.I2(\u_npu_integration/conv_output_offset [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s9 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_8_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_8_18 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_19 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s10 .INIT=8'h80;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_8_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_8_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s11 .INIT=8'hE0;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_8_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s12 .INIT=4'h1;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_7_s3  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_7_12 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_7_13 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_6 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s3 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I1(\u_npu_integration/pool_image_row_size [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_23 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_7_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s4 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.I1(\u_npu_integration/conv_dim_im_in_x [7]),
	.I2(\u_npu_integration/conv_batch_in_size [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s5 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/conv_output_offset [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_7_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s6 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s7  (
	.I0(\u_npu_integration/conv_ch_im_in [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I2(\u_npu_integration/conv_k1 [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s7 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_7_18 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_7_19 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_7_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_7_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s8 .INIT=16'h8000;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_6_s10  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [5]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s10 .INIT=4'h4;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_shift [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s11 .INIT=16'hEF00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [6]),
	.I2(\u_npu_integration/conv_batch_in_size [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s12 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_6_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I1(\u_npu_integration/wt_mem_offset [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s13 .INIT=8'h70;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_29 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_25 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s14 .INIT=16'h0700;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s15  (
	.I0(\u_npu_integration/conv_filter_offset [6]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/conv_output_offset [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s16  (
	.I0(\u_npu_integration/conv_dim_in_offset [6]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [6]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_row_size [6]),
	.I2(\u_npu_integration/pool_image_row_size [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_16 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_17 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_18 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_34 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s6 .INIT=16'h00F4;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s7 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_5_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_dim_im_in_x [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s8 .INIT=8'hD0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_23 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_24 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_26 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s9 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s11  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_batch_in_size [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s11 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s12  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [1]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [0]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [3]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [2]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s12 .INIT=16'h1000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_4_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_21 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_22 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s11 .INIT=8'h07;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_4_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_27 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s12 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [4]),
	.I2(\u_npu_integration/conv_activation_min [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [4]),
	.I2(\u_npu_integration/wt_mem_offset [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s14 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_4_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k1 [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s15 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s16  (
	.I0(\u_npu_integration/ahb_regs/reg_rdata_fl [4]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.I2(\u_npu_integration/conv_depth_multiplier [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_5_4 ),
	.I1(\u_npu_integration/conv_ch_im_in [4]),
	.I2(\u_npu_integration/conv_dim_im_in_x [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s7  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [5]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_19 ),
	.I3(\u_npu_integration/ahb_regs/n4_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s7 .INIT=16'h770F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_20 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_29 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s8 .INIT=16'h00F4;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_3_23 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_24 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s10 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s11  (
	.I0(\u_npu_integration/conv_output_offset [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s11 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k1 [3]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s12 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s13  (
	.I0(\u_npu_integration/conv_batch_in_size [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s13 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s14  (
	.I0(\u_npu_integration/ahb_regs/reg_rdata_fl [3]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_5 ),
	.I2(\u_npu_integration/conv_dim_im_in_x [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_30_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s15  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.I2(\u_npu_integration/conv_depth_multiplier [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s15 .INIT=16'h0F77;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s4  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_2_13 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_17 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_25 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_7 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s4 .INIT=16'h00F4;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s5  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.I1(\u_npu_integration/pool_dim_kernel [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_16 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_8 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s5 .INIT=16'h7000;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_2_s6  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_dim_im_in_x [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_9 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s6 .INIT=8'hD0;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s7  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_2_18 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_24 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_10 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s7 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s9  (
	.I0(\u_npu_integration/conv_batch_in_size [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.I2(\u_npu_integration/conv_dim_in_offset_x_init [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s9 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s8  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_27 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_16 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_17 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_29 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_11 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s8 .INIT=16'h00FE;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s9  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_19 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s9 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s10  (
	.I0(\u_npu_integration/conv_output_offset [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s10 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s11  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s11 .INIT=16'h0007;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_0_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_0_18 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_0_19 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s12 .INIT=8'h80;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I1(\u_npu_integration/wt_mem_offset [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_0_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s13 .INIT=16'h0700;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_0_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s14 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/xfer_nstate_s4  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [2]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [1]),
	.I2(\u_npu_integration/ahb_regs/reg_addr_fl [0]),
	.I3(\u_npu_integration/ahb_regs/reg_addr_fl [3]),
	.F(\u_npu_integration/ahb_regs/xfer_nstate_7 )
);
defparam \u_npu_integration/ahb_regs/xfer_nstate_s4 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s17  (
	.I0(\u_npu_integration/ahb_regs/r_conv_wt_offset [31]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [31]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/pool_stride_col_size [15]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [31]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [30]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_30_s19  (
	.I0(\u_npu_integration/conv_k2 [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/conv_input_offset [30]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_30_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_30_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [29]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_29_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [29]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [29]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_29_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_29_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s16  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [28]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s17  (
	.I0(\u_npu_integration/pool_stride_col_size [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [28]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_bias_offset [28]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [28]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s15  (
	.I0(\u_npu_integration/pool_stride_col_size [11]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s16  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [27]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [27]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [11]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [27]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [26]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_26_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [26]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [26]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_26_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_26_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [25]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_addr [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_25_s16  (
	.I0(\u_npu_integration/conv_k2 [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [25]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_25_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_25_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s12  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [24]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [24]),
	.I2(\u_npu_integration/pool_ch_im_in [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s14  (
	.I0(\u_npu_integration/pool_stride_col_size [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [8]),
	.I2(\u_npu_integration/ahb_regs/r_conv_bias_offset [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [24]),
	.I2(\u_npu_integration/ahb_regs/r_conv_wt_offset [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [24]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [24]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [24]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_wt_offset [23]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.I2(\u_npu_integration/pool_ch_im_in [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [23]),
	.I2(\u_npu_integration/ahb_regs/r_conv_limit [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s21 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/conv_k2 [7]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s22 .INIT=16'h00BF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [23]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s23 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s24  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [23]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s24 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s25  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_offset [23]),
	.I2(\u_npu_integration/ahb_regs/r_conv_bias_offset [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_28 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s25 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s26  (
	.I0(\u_npu_integration/pool_stride_col_size [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s26 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s27  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [23]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [23]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_30 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s27 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s28  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [23]),
	.I2(\u_npu_integration/conv_batch_out_size [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_31 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s28 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_21_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [21]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [21]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_21_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_21_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [4]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s17  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [20]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s18  (
	.I0(\u_npu_integration/pool_stride_col_size [4]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [20]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s15  (
	.I0(\u_npu_integration/pool_stride_col_size [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_pool_addresses [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s16  (
	.I0(\u_npu_integration/ahb_regs/r_pool_image_row_size [19]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [19]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [3]),
	.I2(\u_npu_integration/bias_mem_offset [19]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [18]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [18]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s22 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I1(\u_npu_integration/conv_k2 [1]),
	.I2(\u_npu_integration/wt_mem_offset [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_addresses [17]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s18  (
	.I0(\u_npu_integration/pool_stride_col_size [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [17]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_16_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_image_y_dim [16]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [16]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_16_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_16_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_15_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [7]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [15]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_15_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_15_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [14]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_stride_size [14]),
	.I2(\u_npu_integration/ahb_regs/r_pool_image_row_size [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [6]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [14]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [14]),
	.I2(\u_npu_integration/conv_activation_max [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [13]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I1(\u_npu_integration/ahb_regs/r_pool_stride_size [13]),
	.I2(\u_npu_integration/pool_image_row_size [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [5]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s18  (
	.I0(\u_npu_integration/conv_filter_offset [13]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [13]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [12]),
	.I2(\u_npu_integration/pool_image_row_size [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s16  (
	.I0(\u_npu_integration/ahb_regs/r_pool_stride_size [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [4]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [12]),
	.I2(\u_npu_integration/wt_mem_offset [12]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s15  (
	.I0(\u_npu_integration/pool_image_row_size [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s16  (
	.I0(\u_npu_integration/ahb_regs/r_pool_stride_size [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/pool_start_address [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [2]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.I1(\u_npu_integration/bias_mem_offset [10]),
	.I2(\u_npu_integration/wt_mem_offset [10]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.I1(\u_npu_integration/conv_filter_offset [8]),
	.I2(\u_npu_integration/wt_mem_offset [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s15  (
	.I0(\u_npu_integration/conv_k1 [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_28_15 ),
	.I2(\u_npu_integration/conv_activation_max [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.I1(\u_npu_integration/pool_start_address [8]),
	.I2(\u_npu_integration/pool_image_row_size [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_7 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [8]),
	.I2(\u_npu_integration/pool_stride [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_out_y [0]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s19  (
	.I0(\u_npu_integration/pool_stride_row_size [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [8]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s9  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_addr [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_18 ),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_12 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s9 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s10  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_in_y [7]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_8 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s10 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s12  (
	.I0(\u_npu_integration/pool_stride_row_size [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_18_13 ),
	.I2(\u_npu_integration/pool_start_address [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_15 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I2(\u_npu_integration/wt_mem_offset [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s14 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [7]),
	.I2(\u_npu_integration/conv_filter_offset [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s15 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I1(\u_npu_integration/pool_dim_im_in_x [7]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [7]),
	.I2(\u_npu_integration/bias_mem_offset [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s18  (
	.I0(\u_npu_integration/conv_depth_multiplier [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I2(\u_npu_integration/ahb_regs/r_conv_output_multiplier [7]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_dim_im_in_y [6]),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s19 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [6]),
	.I2(\u_npu_integration/pool_dim_im_in_x [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_multiplier [6]),
	.I2(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [6]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s22 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s13  (
	.I0(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I1(\u_npu_integration/pool_start_address [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_27 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s13 .INIT=16'hB000;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_5_s14  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s14 .INIT=4'h1;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s15  (
	.I0(\u_npu_integration/conv_dim_im_in_y [5]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_28 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_29 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s15 .INIT=16'h2F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [5]),
	.I2(\u_npu_integration/wt_mem_offset [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s17 .INIT=16'h0777;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_5_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s18 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s19  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_multiplier [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I2(\u_npu_integration/bias_mem_offset [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s19 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_shift [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I2(\u_npu_integration/conv_output_offset [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s20 .INIT=16'h0F77;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_5_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_4 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_6_3 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_30_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s21 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s22  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_30 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s22 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [5]),
	.I2(\u_npu_integration/conv_filter_offset [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s23 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s18  (
	.I0(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [4]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_8_15 ),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s18 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I2(\u_npu_integration/conv_dim_im_in_y [4]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s19 .INIT=16'h0FEE;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_3_s16  (
	.I0(\u_npu_integration/ahb_regs/reg_addr_fl [5]),
	.I1(\u_npu_integration/ahb_regs/reg_addr_fl [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s16 .INIT=4'h8;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s17  (
	.I0(\u_npu_integration/pool_dim_kernel [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s17 .INIT=16'h002F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_25 ),
	.I2(\u_npu_integration/ahb_regs/r_flash_dma_size [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s18 .INIT=16'h0EEE;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [3]),
	.I2(\u_npu_integration/bias_mem_offset [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s20 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [3]),
	.I2(\u_npu_integration/wt_mem_offset [3]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s21 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s10  (
	.I0(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I1(\u_npu_integration/pool_start_address [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_2_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_13 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s10 .INIT=16'hB000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s11  (
	.I0(\u_npu_integration/conv_dim_im_in_y [2]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_22 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_29 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_14 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s11 .INIT=16'h2F00;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [2]),
	.I2(\u_npu_integration/wt_mem_offset [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s13 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s14  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_multiplier [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_22 ),
	.I2(\u_npu_integration/bias_mem_offset [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s14 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s15  (
	.I0(\u_npu_integration/ahb_regs/r_conv_output_shift [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I2(\u_npu_integration/conv_output_offset [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_20 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s15 .INIT=16'h0F77;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_30_12 ),
	.I1(\u_npu_integration/conv_dim_in_offset [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_2_23 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_1_4 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s16 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_11 ),
	.I1(\u_npu_integration/conv_input_offset [2]),
	.I2(\u_npu_integration/conv_filter_offset [2]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_3_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s13  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_24 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_29 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_16 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s13 .INIT=16'hF400;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s14  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_size [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_1_25 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_17 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s14 .INIT=16'h00F8;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_20 ),
	.I1(\u_npu_integration/ahb_regs/r_conv_output_shift [1]),
	.I2(\u_npu_integration/bias_mem_offset [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s16 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [1]),
	.I2(\u_npu_integration/wt_mem_offset [1]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_18_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s17 .INIT=16'h0777;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_20 ),
	.I1(\u_npu_integration/conv_k1 [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s18 .INIT=16'h00F8;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s15  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_0_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_17 ),
	.I2(\u_npu_integration/pool_dim_kernel [0]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_19 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_18 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s15 .INIT=16'h0BBB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s16  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_size [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_21 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_22_23 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_19 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s16 .INIT=16'h00BF;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s17  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_0_23 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_29 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_0_24 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_17 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_20 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s17 .INIT=16'hB0BB;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_0_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_22_18 ),
	.I1(\u_npu_integration/conv_activation_min [0]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_22_21 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s18 .INIT=8'h07;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s24  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I1(\u_npu_integration/pool_image_row_size [5]),
	.I2(\u_npu_integration/ahb_regs/r_ctrl_sts [5]),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s24 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s25  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [5]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I3(\u_npu_integration/ahb_regs/r_flash_dma_size [5]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_28 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s25 .INIT=16'hB0BB;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_5_s26  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s26 .INIT=4'h1;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s27  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I3(\u_npu_integration/conv_k1 [5]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_30 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s27 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/pool_stride_row_size [4]),
	.I2(\u_npu_integration/start ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s21 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s22  (
	.I0(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I1(\u_npu_integration/pool_start_address [4]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I3(\u_npu_integration/pool_image_row_size [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s22 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s22  (
	.I0(\u_npu_integration/conv_dim_im_in_y [3]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I3(\u_npu_integration/ahb_regs/r_flash_dma_addr [3]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s22 .INIT=16'hD0DD;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I1(\u_npu_integration/pool_image_row_size [3]),
	.I2(\u_npu_integration/mem_selector ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s23 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s24  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/pool_stride_row_size [3]),
	.I2(\u_npu_integration/pool_start_address [3]),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s24 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s18  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I1(\u_npu_integration/pool_image_row_size [2]),
	.I2(\u_npu_integration/pool_mode ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_21 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s18 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/ahb_regs/r_flash_dma_addr [2]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I3(\u_npu_integration/ahb_regs/r_flash_dma_size [2]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s19 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I3(\u_npu_integration/conv_k1 [2]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s20 .INIT=16'h0100;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s19  (
	.I0(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I1(\u_npu_integration/pool_start_address [1]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I3(\u_npu_integration/pool_image_row_size [1]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s19 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/pool_stride_row_size [1]),
	.I2(\u_npu_integration/pool_en ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s20 .INIT=16'hBB0B;
LUT2 \u_npu_integration/ahb_regs/HRDATAS_d_1_s21  (
	.I0(\u_npu_integration/conv_dim_im_in_y [1]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s21 .INIT=4'h2;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s22  (
	.I0(\u_npu_integration/pool_dim_kernel [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I2(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s22 .INIT=16'h002F;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s19  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I1(\u_npu_integration/pool_image_row_size [0]),
	.I2(\u_npu_integration/conv_depthwise ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_22 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s19 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s20  (
	.I0(\u_npu_integration/conv_dim_im_in_y [0]),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I3(\u_npu_integration/ahb_regs/r_flash_dma_addr [0]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s20 .INIT=16'hD0DD;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I1(\u_npu_integration/pool_stride_row_size [0]),
	.I2(\u_npu_integration/pool_start_address [0]),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s21 .INIT=16'hBB0B;
LUT4 \u_npu_integration/ahb_regs/n6226_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5876_4 ),
	.F(\u_npu_integration/ahb_regs/n6226_5 )
);
defparam \u_npu_integration/ahb_regs/n6226_s1 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/n5972_s2  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n5972_6 )
);
defparam \u_npu_integration/ahb_regs/n5972_s2 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/n5684_s2  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5684_6 )
);
defparam \u_npu_integration/ahb_regs/n5684_s2 .INIT=16'h1000;
LUT4 \u_npu_integration/ahb_regs/n5484_s6  (
	.I0(\u_npu_integration/ahb_regs/n5484_4 ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I3(\u_npu_integration/ahb_regs/n5484_8 ),
	.F(\u_npu_integration/ahb_regs/n5484_10 )
);
defparam \u_npu_integration/ahb_regs/n5484_s6 .INIT=16'h0200;
LUT4 \u_npu_integration/ahb_regs/n6100_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6100_5 )
);
defparam \u_npu_integration/ahb_regs/n6100_s1 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/n5876_s3  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5876_4 ),
	.F(\u_npu_integration/ahb_regs/n5876_7 )
);
defparam \u_npu_integration/ahb_regs/n5876_s3 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/n5812_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5484_8 ),
	.I3(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5812_5 )
);
defparam \u_npu_integration/ahb_regs/n5812_s1 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/n5556_s2  (
	.I0(\u_npu_integration/ahb_regs/n5484_4 ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [3]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I3(\u_npu_integration/ahb_regs/n5484_8 ),
	.F(\u_npu_integration/ahb_regs/n5556_6 )
);
defparam \u_npu_integration/ahb_regs/n5556_s2 .INIT=16'h2000;
LUT3 \u_npu_integration/ahb_regs/reg_mem_read_s4  (
	.I0(\u_npu_integration/ahb_regs/n5484_6 ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [11]),
	.I2(\u_npu_integration/ahb_regs/addr_reg [10]),
	.F(\u_npu_integration/ahb_regs/reg_mem_read_8 )
);
defparam \u_npu_integration/ahb_regs/reg_mem_read_s4 .INIT=8'h02;
LUT3 \u_npu_integration/ahb_regs/n6290_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.I2(\u_npu_integration/ahb_regs/n5876_4 ),
	.F(\u_npu_integration/ahb_regs/n6290_5 )
);
defparam \u_npu_integration/ahb_regs/n6290_s1 .INIT=8'h40;
LUT3 \u_npu_integration/ahb_regs/n6036_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.I2(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n6036_5 )
);
defparam \u_npu_integration/ahb_regs/n6036_s1 .INIT=8'h40;
LUT3 \u_npu_integration/ahb_regs/n5748_s1  (
	.I0(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I1(\u_npu_integration/ahb_regs/n5620_4 ),
	.I2(\u_npu_integration/ahb_regs/n5684_4 ),
	.F(\u_npu_integration/ahb_regs/n5748_5 )
);
defparam \u_npu_integration/ahb_regs/n5748_s1 .INIT=8'h40;
LUT3 \u_npu_integration/ahb_regs/n5516_s2  (
	.I0(\u_npu_integration/ahb_regs/n5484_4 ),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5620_4 ),
	.F(\u_npu_integration/ahb_regs/n5516_6 )
);
defparam \u_npu_integration/ahb_regs/n5516_s2 .INIT=8'h20;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_1_22 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_1_23 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s23 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s25  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_3_26 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_3_27 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s25 .INIT=16'h0007;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_4_24 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_4_25 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s23 .INIT=16'h0007;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_31_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_31_15 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s21 .INIT=8'h02;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_9_s23  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s23 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s23  (
	.I0(\u_npu_integration/ahb_regs/reg_rdata_fl [6]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s23 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/ahb_write_req_s1  (
	.I0(HWRITES),
	.I1(HREADYS),
	.I2(HSELS),
	.I3(HTRANSS[1]),
	.F(\u_npu_integration/ahb_regs/ahb_write_req )
);
defparam \u_npu_integration/ahb_regs/ahb_write_req_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/ahb_read_req_s1  (
	.I0(HWRITES),
	.I1(HREADYS),
	.I2(HSELS),
	.I3(HTRANSS[1]),
	.F(\u_npu_integration/ahb_regs/ahb_read_req )
);
defparam \u_npu_integration/ahb_regs/ahb_read_req_s1 .INIT=16'h4000;
LUT4 \u_npu_integration/ahb_regs/xfer_nstate_s5  (
	.I0(\u_npu_integration/ahb_regs/n5620_4 ),
	.I1(\u_npu_integration/ahb_regs/xfer_nstate_7 ),
	.I2(\u_npu_integration/ahb_regs/read_en_reg ),
	.I3(\u_npu_integration/ahb_regs/write_en_reg ),
	.F(\u_npu_integration/ahb_regs/xfer_nstate_9 )
);
defparam \u_npu_integration/ahb_regs/xfer_nstate_s5 .INIT=16'h5553;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s28  (
	.I0(\u_npu_integration/ahb_regs/n5524_4 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_5_15 ),
	.I2(\u_npu_integration/ahb_regs/read_en_reg ),
	.I3(\u_npu_integration/ahb_regs/write_en_reg ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s28 .INIT=16'h5553;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s21  (
	.I0(\u_npu_integration/pool_stride_row_size [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s21 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s29  (
	.I0(\u_npu_integration/pool_stride_row_size [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_34 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s29 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_6_s24  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/conv_k1 [6]),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_6_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_6_s24 .INIT=16'h0004;
LUT4 \u_npu_integration/ahb_regs/n1812_s2  (
	.I0(HWDATAS[6]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5524_4 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n1812_7 )
);
defparam \u_npu_integration/ahb_regs/n1812_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/n1813_s2  (
	.I0(HWDATAS[4]),
	.I1(\u_npu_integration/ahb_regs/addr_reg [4]),
	.I2(\u_npu_integration/ahb_regs/n5524_4 ),
	.I3(\u_npu_integration/ahb_regs/n5972_4 ),
	.F(\u_npu_integration/ahb_regs/n1813_7 )
);
defparam \u_npu_integration/ahb_regs/n1813_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_0_s22  (
	.I0(\u_npu_integration/reg_mem_addr [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_0_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_0_s22 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s19  (
	.I0(\u_npu_integration/reg_mem_addr [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s19  (
	.I0(\u_npu_integration/reg_mem_addr [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s19  (
	.I0(\u_npu_integration/reg_mem_addr [13]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s19  (
	.I0(\u_npu_integration/reg_mem_addr [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s19  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [17]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s19  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [19]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s19  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [20]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s19  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [24]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s19  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [27]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s20  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [28]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s20 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s22  (
	.I0(\u_npu_integration/ahb_regs/r_blk_mem_addr [31]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s22 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s19  (
	.I0(\u_npu_integration/conv_dim_in_offset [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_23 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s19 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_7_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_7_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_7_s20 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_2_s22  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [2]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_2_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_2_s22 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_18_s23  (
	.I0(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [18]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_18_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_18_s23 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_1_s24  (
	.I0(\u_npu_integration/pool_dim_im_in_x [1]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_1_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_1_s24 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_8_s20  (
	.I0(\u_npu_integration/pool_image_dim_in_x_last [0]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_24 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s20 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s26  (
	.I0(\u_npu_integration/pool_dim_im_in_x [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/xfer_nstate_9 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_31 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s26 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_5_s30  (
	.I0(\u_npu_integration/conv_depth_multiplier [5]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_11 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_5_36 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_5_s30 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_4_s24  (
	.I0(\u_npu_integration/conv_batch_in_size [4]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_6_6 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_4_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_4_s24 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_9_s24  (
	.I0(\u_npu_integration/conv_input_offset [9]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_9_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_9_s24 .INIT=16'h0002;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_3_s27  (
	.I0(\u_npu_integration/conv_input_offset [3]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_3_33 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_3_s27 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_10_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [10]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_10_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_10_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_12_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [12]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_12_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_12_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_13_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [13]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_13_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_13_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_14_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [14]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_14_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_14_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_17_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I3(\u_npu_integration/conv_ch_im_out [1]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_17_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_17_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_19_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I3(\u_npu_integration/conv_ch_im_out [3]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_19_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_19_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_20_s20  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.I3(\u_npu_integration/conv_ch_im_out [4]),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_20_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_20_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_23_s29  (
	.I0(\u_npu_integration/conv_ch_im_out [7]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_23_33 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_23_s29 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s20  (
	.I0(\u_npu_integration/conv_ch_im_out [8]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_27_s20  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [27]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_27_25 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_27_s20 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_28_s21  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [28]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_28_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_28_s21 .INIT=16'h0001;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_31_s23  (
	.I0(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [31]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_31_29 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_31_s23 .INIT=16'h0001;
LUT3 \u_npu_integration/ahb_regs/HRDATAS_d_8_s21  (
	.I0(\u_npu_integration/ahb_regs/HRDATAS_d_23_9 ),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_23_10 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_5_32 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_8_26 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_8_s21 .INIT=8'h01;
LUT4 \u_npu_integration/ahb_regs/HRDATAS_d_24_s21  (
	.I0(\u_npu_integration/ahb_regs/r_flash_dma_addr [24]),
	.I1(\u_npu_integration/ahb_regs/HRDATAS_d_9_14 ),
	.I2(\u_npu_integration/ahb_regs/HRDATAS_d_23_8 ),
	.I3(\u_npu_integration/ahb_regs/HRDATAS_d_21_10 ),
	.F(\u_npu_integration/ahb_regs/HRDATAS_d_24_27 )
);
defparam \u_npu_integration/ahb_regs/HRDATAS_d_24_s21 .INIT=16'h0002;
DFFC \u_npu_integration/ahb_regs/psram_cstate_1_s0  (
	.D(\u_npu_integration/ahb_regs/psram_nstate [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/psram_cstate [1])
);
defparam \u_npu_integration/ahb_regs/psram_cstate_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/psram_cstate_0_s0  (
	.D(\u_npu_integration/ahb_regs/psram_nstate [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/psram_cstate [0])
);
defparam \u_npu_integration/ahb_regs/psram_cstate_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_11_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [11])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_10_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [10])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_9_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [9])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_8_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [8])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_7_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [7])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_6_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [6])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_5_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [5])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_4_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [4])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_3_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [3])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_2_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [2])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_1_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [1])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_addr_fl_0_s0  (
	.D(\u_npu_integration/ahb_regs/addr_reg [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n4_4 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_addr_fl [0])
);
defparam \u_npu_integration/ahb_regs/reg_addr_fl_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_7_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [7])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_6_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [6])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_5_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [5])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_4_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [4])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_3_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [3])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_2_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [2])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_1_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [1])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/reg_rdata_fl_0_s0  (
	.D(\u_npu_integration/reg_mem_rdata_Z [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/reg_mem_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/reg_rdata_fl [0])
);
defparam \u_npu_integration/ahb_regs/reg_rdata_fl_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [31])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [30])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [29])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [28])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [27])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [26])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [25])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [24])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [23])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [22])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [21])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [20])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [19])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [18])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [17])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_blk_mem_addr [16])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [15])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [14])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [13])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [12])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [11])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [10])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [9])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [8])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [7])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [6])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [5])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [4])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [3])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [2])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [1])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_blk_mem_addr_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5484_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_addr [0])
);
defparam \u_npu_integration/ahb_regs/r_blk_mem_addr_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [7])
);
defparam \u_npu_integration/ahb_regs/r_image_data_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [6])
);
defparam \u_npu_integration/ahb_regs/r_image_data_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [5])
);
defparam \u_npu_integration/ahb_regs/r_image_data_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [4])
);
defparam \u_npu_integration/ahb_regs/r_image_data_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [3])
);
defparam \u_npu_integration/ahb_regs/r_image_data_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [2])
);
defparam \u_npu_integration/ahb_regs/r_image_data_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [1])
);
defparam \u_npu_integration/ahb_regs/r_image_data_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_image_data_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/reg_mem_wdata [0])
);
defparam \u_npu_integration/ahb_regs/r_image_data_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_out [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_ch_in_out [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5524_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_ch_im_in [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_ch_in_out_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_stride [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_stride [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_stride [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_stride [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_padding [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_padding [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_padding [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_padding [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_kernel [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_kernel [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_kernel [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_kernel [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_x [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_dim_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5556_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_x [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_dim_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_depth_mul_dilation [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dilation [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dilation [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dilation [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dilation [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/n5588_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depth_multiplier [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_depth_mul_dilation_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_out_size [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_batch_sizes_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5652_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_batch_in_size [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_batch_sizes_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_out_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offsets_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5684_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offsets_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_y_init [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_offset_init_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5716_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_in_offset_x_init [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_offset_init_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k2 [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kk_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5748_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_k1 [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_kk_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_input_offset_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5780_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_input_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_input_offset_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_offset_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5844_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_output_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_offset_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_filter_offset_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5812_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_filter_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_filter_offset_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_shift_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5876_7 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_shift [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_shift_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_output_multiplier_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5908_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_output_multiplier [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_output_multiplier_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_limit [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_max [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_limit_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5940_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_activation_min [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_limit_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_bias_offset [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_bias_offset_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5972_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/bias_mem_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_bias_offset_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_wt_offset [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_wt_offset_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6004_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/wt_mem_offset [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_wt_offset_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [15])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [14])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [13])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [12])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [11])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [10])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [9])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [8])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n5620_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_kernel_offset_size [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_kernel_offset_size_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [31])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [30])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [29])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [28])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [27])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [26])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_ch_dim [25])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [8])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_ch_im_in [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_x_last [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_ch_dim_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6036_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_x [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_ch_dim_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [31])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [30])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [29])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [28])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [27])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [26])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [25])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [24])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [23])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [22])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [21])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [20])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_padding [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_padding [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_padding [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_padding [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [15])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [14])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [13])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [12])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_kernel_stride_padding [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_kernel [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_kernel [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_kernel [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6068_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_kernel [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_kernel_stride_padding_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [15])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [14])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [13])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [12])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [11])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [10])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [9])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [8])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_col_size [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [15])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [14])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [13])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [12])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [11])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_stride_size [10])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [9])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [8])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_stride_size_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6100_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_stride_row_size [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_stride_size_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [31])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [30])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [29])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [28])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [27])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [26])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [25])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [24])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [23])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [22])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [21])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [20])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [19])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [18])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [17])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_addresses [16])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [15])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [14])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [13])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [12])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [11])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [10])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [9])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [8])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_addresses_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6132_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_start_address [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_addresses_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [31])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [30])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [29])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [28])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [27])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [26])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [25])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [24])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [23])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [22])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [21])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [20])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [19])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [18])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [17])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [16])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [15])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_pool_image_row_size [14])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [13])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [12])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [11])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [10])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [9])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [8])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_row_size_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6164_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_row_size [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_row_size_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [31])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [30])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [29])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [28])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [27])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [26])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [25])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [24])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [23])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [22])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [21])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [20])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [19])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [18])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [17])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [16])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [15])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [14])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [13])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [12])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [11])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [10])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [9])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [8])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_8_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/r_ctrl_sts_7_s0  (
	.D(VCC),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [7])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/r_ctrl_sts_6_s0  (
	.D(\u_npu_integration/ahb_regs/n1812_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [6])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/r_ctrl_sts_5_s0  (
	.D(\u_npu_integration/busy_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_ctrl_sts [5])
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/r_ctrl_sts_4_s0  (
	.D(\u_npu_integration/ahb_regs/n1813_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/start )
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/mem_selector )
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_mode )
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_en )
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_ctrl_sts_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6196_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_depthwise )
);
defparam \u_npu_integration/ahb_regs/r_ctrl_sts_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/r_image_data_we_s0  (
	.D(\u_npu_integration/ahb_regs/n5516_6 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/r_image_data_we )
);
defparam \u_npu_integration/ahb_regs/r_image_data_we_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [31])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [30])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [29])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [28])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [27])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [26])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [25])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [24])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [23])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [22])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [21])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [20])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [19])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [18])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [17])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [16])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [15])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [14])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [13])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [12])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [11])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [10])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [9])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [8])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [7])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [6])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [5])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [4])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [3])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [2])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [1])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_addr_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6226_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_addr [0])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_addr_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [31])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [30])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [29])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [28])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [27])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [26])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [25])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [24])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [23])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [22])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [21])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [20])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [19])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [18])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [17])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [16])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [15])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [14])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [13])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [12])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [11])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [10])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [9])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [8])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [7])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [6])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [5])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [4])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [3])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [2])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [1])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_flash_dma_size_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6258_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_flash_dma_size [0])
);
defparam \u_npu_integration/ahb_regs/r_flash_dma_size_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_31_s0  (
	.D(HWDATAS[31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [31])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_30_s0  (
	.D(HWDATAS[30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [30])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_29_s0  (
	.D(HWDATAS[29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [29])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_28_s0  (
	.D(HWDATAS[28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [28])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_27_s0  (
	.D(HWDATAS[27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [27])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_26_s0  (
	.D(HWDATAS[26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [26])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_25_s0  (
	.D(HWDATAS[25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [25])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_24_s0  (
	.D(HWDATAS[24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [24])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_23_s0  (
	.D(HWDATAS[23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [23])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_22_s0  (
	.D(HWDATAS[22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [22])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_21_s0  (
	.D(HWDATAS[21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [21])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_20_s0  (
	.D(HWDATAS[20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [20])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_19_s0  (
	.D(HWDATAS[19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [19])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_18_s0  (
	.D(HWDATAS[18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [18])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_17_s0  (
	.D(HWDATAS[17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [17])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_16_s0  (
	.D(HWDATAS[16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/r_conv_image_y_dim [16])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_out_y [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [7])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [6])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [5])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [4])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [3])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [2])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [1])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_conv_image_y_dim_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6290_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_dim_im_in_y [0])
);
defparam \u_npu_integration/ahb_regs/r_conv_image_y_dim_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_15_s0  (
	.D(HWDATAS[15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_14_s0  (
	.D(HWDATAS[14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_13_s0  (
	.D(HWDATAS[13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_12_s0  (
	.D(HWDATAS[12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_11_s0  (
	.D(HWDATAS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_10_s0  (
	.D(HWDATAS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_9_s0  (
	.D(HWDATAS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_8_s0  (
	.D(HWDATAS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_image_dim_in_y_last [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_7_s0  (
	.D(HWDATAS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [7])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_6_s0  (
	.D(HWDATAS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [6])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_5_s0  (
	.D(HWDATAS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [5])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_4_s0  (
	.D(HWDATAS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [4])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_3_s0  (
	.D(HWDATAS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [3])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_2_s0  (
	.D(HWDATAS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [2])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_1_s0  (
	.D(HWDATAS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [1])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/r_pool_image_y_dim_0_s0  (
	.D(HWDATAS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/n6322_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/pool_dim_im_in_y [0])
);
defparam \u_npu_integration/ahb_regs/r_pool_image_y_dim_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_11_s0  (
	.D(HADDRS[11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [11])
);
defparam \u_npu_integration/ahb_regs/addr_reg_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_10_s0  (
	.D(HADDRS[10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [10])
);
defparam \u_npu_integration/ahb_regs/addr_reg_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_9_s0  (
	.D(HADDRS[9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [9])
);
defparam \u_npu_integration/ahb_regs/addr_reg_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_8_s0  (
	.D(HADDRS[8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [8])
);
defparam \u_npu_integration/ahb_regs/addr_reg_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_7_s0  (
	.D(HADDRS[7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [7])
);
defparam \u_npu_integration/ahb_regs/addr_reg_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_6_s0  (
	.D(HADDRS[6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [6])
);
defparam \u_npu_integration/ahb_regs/addr_reg_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_5_s0  (
	.D(HADDRS[5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [5])
);
defparam \u_npu_integration/ahb_regs/addr_reg_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_4_s0  (
	.D(HADDRS[4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [4])
);
defparam \u_npu_integration/ahb_regs/addr_reg_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_3_s0  (
	.D(HADDRS[3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [3])
);
defparam \u_npu_integration/ahb_regs/addr_reg_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_2_s0  (
	.D(HADDRS[2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [2])
);
defparam \u_npu_integration/ahb_regs/addr_reg_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_1_s0  (
	.D(HADDRS[1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [1])
);
defparam \u_npu_integration/ahb_regs/addr_reg_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/addr_reg_0_s0  (
	.D(HADDRS[0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/trans_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/addr_reg [0])
);
defparam \u_npu_integration/ahb_regs/addr_reg_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/read_en_reg_s0  (
	.D(\u_npu_integration/ahb_regs/ahb_read_req ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/update_read_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/read_en_reg )
);
defparam \u_npu_integration/ahb_regs/read_en_reg_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ahb_regs/write_en_reg_s0  (
	.D(\u_npu_integration/ahb_regs/ahb_write_req ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ahb_regs/update_write_req ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/write_en_reg )
);
defparam \u_npu_integration/ahb_regs/write_en_reg_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/xfer_state_s0  (
	.D(\u_npu_integration/ahb_regs/xfer_nstate ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ahb_regs/xfer_state )
);
defparam \u_npu_integration/ahb_regs/xfer_state_s0 .INIT=1'b0;
DFFC \u_npu_integration/ahb_regs/psram_cstate_2_s0  (
	.D(\u_npu_integration/ahb_regs/psram_nstate_2_17 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/psram_cstate [2])
);
defparam \u_npu_integration/ahb_regs/psram_cstate_2_s0 .INIT=1'b0;
INV \u_npu_integration/ahb_regs/HREADYOUTS_s4  (
	.I(\u_npu_integration/ahb_regs/xfer_state ),
	.O(HREADYOUTS)
);
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_7_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [7]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_7_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [7])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_7_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_6_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [6]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_6_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [6])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_6_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_5_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [5]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_5_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [5])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_5_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_4_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [4]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_4_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [4])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_4_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_3_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [3]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_3_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [3])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_3_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_2_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [2]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_2_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [2])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_2_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_1_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [1]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_1_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [1])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_1_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_0_s  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_data [0]),
	.I1(\u_npu_integration/ml_comp/layer_out_data_Z_0_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/pri_mem_wdata [0])
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_0_s .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/reg_mem_ready_Z_s  (
	.I0(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 ),
	.I1(\u_npu_integration/ml_comp/reg_mem_ready_Z_4 ),
	.I2(\u_npu_integration/ml_comp/psr_we_latch ),
	.F(\u_npu_integration/reg_mem_ready )
);
defparam \u_npu_integration/ml_comp/reg_mem_ready_Z_s .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/n309_s10  (
	.I0(\u_npu_integration/ml_comp/n309_16 ),
	.I1(\u_npu_integration/ml_comp/n309_17 ),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/n309_15 )
);
defparam \u_npu_integration/ml_comp/n309_s10 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/n313_s5  (
	.I0(\u_npu_integration/ml_comp/fsm_mem_selector ),
	.I1(\u_npu_integration/mem_selector ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/ml_comp/n313_9 )
);
defparam \u_npu_integration/ml_comp/n313_s5 .INIT=8'h5C;
LUT4 \u_npu_integration/ml_comp/fsm_mem_selector_s4  (
	.I0(\u_npu_integration/ml_comp/t ),
	.I1(\u_npu_integration/ml_comp/pool_start_12 ),
	.I2(\u_npu_integration/start ),
	.I3(\u_npu_integration/n311_17 ),
	.F(\u_npu_integration/ml_comp/fsm_mem_selector_8 )
);
defparam \u_npu_integration/ml_comp/fsm_mem_selector_s4 .INIT=16'hF888;
LUT2 \u_npu_integration/ml_comp/t_s4  (
	.I0(\u_npu_integration/ml_comp/pool_start_12 ),
	.I1(\u_npu_integration/ml_comp/t_10 ),
	.F(\u_npu_integration/ml_comp/t_9 )
);
defparam \u_npu_integration/ml_comp/t_s4 .INIT=4'hB;
LUT3 \u_npu_integration/ml_comp/n310_s6  (
	.I0(\u_npu_integration/state [1]),
	.I1(\u_npu_integration/state [0]),
	.I2(\u_npu_integration/pool_en ),
	.F(\u_npu_integration/ml_comp/n310_12 )
);
defparam \u_npu_integration/ml_comp/n310_s6 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_15_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [15]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_15_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_15_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_15_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_14_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [14]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_14_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_14_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_14_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_13_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [13]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_13_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_13_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_13_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_12_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [12]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_12_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_12_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_12_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_11_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [11]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_11_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_11_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_11_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_10_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [10]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_10_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_10_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_10_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_9_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [9]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_9_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_9_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_9_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_8_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [8]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_8_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_8_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_8_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_7_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [7]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_7_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_7_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_7_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_6_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [6]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_6_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_6_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_6_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_5_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [5]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_5_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_5_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_5_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_4_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [4]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_4_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_4_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_4_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_3_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [3]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_3_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_3_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_3_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_2_s0  (
	.I0(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [2]),
	.I1(\u_npu_integration/ml_comp/layer_in_addr_Z_2_4 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/layer_in_addr_Z_2_3 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_2_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_7_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [7]),
	.I1(\u_npu_integration/ml_comp/value_out [22]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_7_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_7_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_6_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [6]),
	.I1(\u_npu_integration/ml_comp/value_out [21]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_6_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_6_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_5_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [5]),
	.I1(\u_npu_integration/ml_comp/value_out [20]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_5_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_5_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_4_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [4]),
	.I1(\u_npu_integration/ml_comp/value_out [19]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_4_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_4_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_3_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [3]),
	.I1(\u_npu_integration/ml_comp/value_out [18]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_3_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_3_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_2_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [2]),
	.I1(\u_npu_integration/ml_comp/value_out [17]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_2_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_2_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_1_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [1]),
	.I1(\u_npu_integration/ml_comp/value_out [16]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_1_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_1_s0 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/layer_out_data_Z_0_s0  (
	.I0(\u_npu_integration/reg_mem_wdata [0]),
	.I1(\u_npu_integration/ml_comp/value_out [15]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/layer_out_data_Z_0_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_data_Z_0_s0 .INIT=8'h35;
LUT4 \u_npu_integration/ml_comp/layer_out_write_Z_s0  (
	.I0(\u_npu_integration/psram_cstate [1]),
	.I1(\u_npu_integration/psram_cstate [2]),
	.I2(\u_npu_integration/psram_cstate [0]),
	.I3(\u_npu_integration/r_image_data_we ),
	.F(\u_npu_integration/ml_comp/layer_out_write_Z_3 )
);
defparam \u_npu_integration/ml_comp/layer_out_write_Z_s0 .INIT=16'h00EF;
LUT3 \u_npu_integration/ml_comp/layer_out_write_Z_s1  (
	.I0(\u_npu_integration/ml_comp/conv_layer_out_write ),
	.I1(\u_npu_integration/ml_comp/addr_out_valid_delay [2]),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/ml_comp/layer_out_write_Z_4 )
);
defparam \u_npu_integration/ml_comp/layer_out_write_Z_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/reg_mem_ready_Z_s0  (
	.I0(\u_npu_integration/in_cstate [0]),
	.I1(\u_npu_integration/in_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.F(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 )
);
defparam \u_npu_integration/ml_comp/reg_mem_ready_Z_s0 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/reg_mem_ready_Z_s1  (
	.I0(\u_npu_integration/out_cstate [0]),
	.I1(\u_npu_integration/out_nstate_1_10 ),
	.I2(\u_npu_integration/out_cstate [1]),
	.F(\u_npu_integration/ml_comp/reg_mem_ready_Z_4 )
);
defparam \u_npu_integration/ml_comp/reg_mem_ready_Z_s1 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/n309_s11  (
	.I0(\u_npu_integration/ml_comp/addr_out_valid_delay [2]),
	.I1(\u_npu_integration/ml_comp/addr_out_valid_delay [0]),
	.I2(\u_npu_integration/ml_comp/addr_out_valid_delay [1]),
	.I3(\u_npu_integration/ml_comp/image_rst_6 ),
	.F(\u_npu_integration/ml_comp/n309_16 )
);
defparam \u_npu_integration/ml_comp/n309_s11 .INIT=16'h0100;
LUT3 \u_npu_integration/ml_comp/n309_s12  (
	.I0(\u_npu_integration/ml_comp/t ),
	.I1(\u_npu_integration/ml_comp/addr_out_valid_Z_3 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/ml_comp/n309_17 )
);
defparam \u_npu_integration/ml_comp/n309_s12 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/state_1_s4  (
	.I0(\u_npu_integration/ml_comp/n309_16 ),
	.I1(\u_npu_integration/ml_comp/addr_out_valid_Z_3 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/ml_comp/t ),
	.F(\u_npu_integration/ml_comp/state_1_9 )
);
defparam \u_npu_integration/ml_comp/state_1_s4 .INIT=16'hCA00;
LUT2 \u_npu_integration/ml_comp/pool_start_s5  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.F(\u_npu_integration/pool_start_10 )
);
defparam \u_npu_integration/ml_comp/pool_start_s5 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/t_s5  (
	.I0(\u_npu_integration/start ),
	.I1(\u_npu_integration/ml_comp/t ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/t_10 )
);
defparam \u_npu_integration/ml_comp/t_s5 .INIT=16'hFCC5;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_15_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [15]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [15]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_15_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_15_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_14_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [14]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [14]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_14_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_14_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_13_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [13]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [13]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_13_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_13_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_12_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [12]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [12]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_12_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_12_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_11_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [11]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [11]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_11_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_11_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_10_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [10]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [10]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_10_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_10_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_9_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [9]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [9]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_9_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_9_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_8_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [8]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [8]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_8_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_8_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_7_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [7]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [7]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_7_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_7_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_6_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [6]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [6]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_6_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_6_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_5_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [5]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [5]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_5_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_5_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_4_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [4]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [4]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_4_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_4_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_3_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [3]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [3]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_3_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_3_s1 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/layer_in_addr_Z_2_s1  (
	.I0(\u_npu_integration/ml_comp/layer_in_addr_0 [2]),
	.I1(\u_npu_integration/ml_comp/r_layer_in_addr_0 [2]),
	.I2(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/layer_in_addr_Z_2_4 )
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_2_s1 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/pool_start_s6  (
	.I0(\u_npu_integration/ml_comp/addr_out_valid_Z_3 ),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/pool_en ),
	.F(\u_npu_integration/ml_comp/pool_start_12 )
);
defparam \u_npu_integration/ml_comp/pool_start_s6 .INIT=16'h2000;
LUT4 \u_npu_integration/ml_comp/pool_start_s7  (
	.I0(\u_npu_integration/ml_comp/t ),
	.I1(\u_npu_integration/ml_comp/pool_start_12 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/pool_start_14 )
);
defparam \u_npu_integration/ml_comp/pool_start_s7 .INIT=16'h8F88;
LUT4 \u_npu_integration/ml_comp/n276_s6  (
	.I0(\u_npu_integration/layer_out_write_Z ),
	.I1(\u_npu_integration/out_cstate [0]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/out_cstate [1]),
	.F(\u_npu_integration/ml_comp/n276_11 )
);
defparam \u_npu_integration/ml_comp/n276_s6 .INIT=16'hBAAA;
LUT4 \u_npu_integration/ml_comp/reg_mem_rdata_Z_0_s1  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z_0_3 ),
	.I3(\u_npu_integration/layer_in_data_Z_0_4 ),
	.F(\u_npu_integration/reg_mem_rdata_Z [0])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_0_s1 .INIT=16'h0001;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_7_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [7]),
	.F(\u_npu_integration/reg_mem_rdata_Z [7])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_7_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_6_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [6]),
	.F(\u_npu_integration/reg_mem_rdata_Z [6])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_6_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_5_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [5]),
	.F(\u_npu_integration/reg_mem_rdata_Z [5])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_5_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_4_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [4]),
	.F(\u_npu_integration/reg_mem_rdata_Z [4])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_4_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_3_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [3]),
	.F(\u_npu_integration/reg_mem_rdata_Z [3])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_3_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_2_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [2]),
	.F(\u_npu_integration/reg_mem_rdata_Z [2])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_2_s0 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/reg_mem_rdata_Z_1_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/layer_in_data_Z [1]),
	.F(\u_npu_integration/reg_mem_rdata_Z [1])
);
defparam \u_npu_integration/ml_comp/reg_mem_rdata_Z_1_s0 .INIT=8'h10;
LUT2 \u_npu_integration/ml_comp/busy_Z_s0  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.F(\u_npu_integration/busy_Z )
);
defparam \u_npu_integration/ml_comp/busy_Z_s0 .INIT=4'hE;
LUT4 \u_npu_integration/ml_comp/layer_out_write_Z_s2  (
	.I0(\u_npu_integration/ml_comp/layer_out_write_Z_3 ),
	.I1(\u_npu_integration/ml_comp/layer_out_write_Z_4 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_out_write_Z )
);
defparam \u_npu_integration/ml_comp/layer_out_write_Z_s2 .INIT=16'h3335;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_2_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_2_3 ),
	.I1(\u_npu_integration/reg_mem_addr [2]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [2])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_2_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_3_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_3_3 ),
	.I1(\u_npu_integration/reg_mem_addr [3]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [3])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_3_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_4_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_4_3 ),
	.I1(\u_npu_integration/reg_mem_addr [4]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [4])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_4_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_5_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_5_3 ),
	.I1(\u_npu_integration/reg_mem_addr [5]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [5])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_5_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_6_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_6_3 ),
	.I1(\u_npu_integration/reg_mem_addr [6]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [6])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_6_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_7_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_7_3 ),
	.I1(\u_npu_integration/reg_mem_addr [7]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [7])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_7_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_8_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_8_3 ),
	.I1(\u_npu_integration/reg_mem_addr [8]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [8])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_8_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_9_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_9_3 ),
	.I1(\u_npu_integration/reg_mem_addr [9]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [9])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_9_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_10_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_10_3 ),
	.I1(\u_npu_integration/reg_mem_addr [10]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [10])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_10_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_11_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_11_3 ),
	.I1(\u_npu_integration/reg_mem_addr [11]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [11])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_11_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_12_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_12_3 ),
	.I1(\u_npu_integration/reg_mem_addr [12]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [12])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_12_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_13_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_13_3 ),
	.I1(\u_npu_integration/reg_mem_addr [13]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [13])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_13_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_14_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_14_3 ),
	.I1(\u_npu_integration/reg_mem_addr [14]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [14])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_14_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_15_s2  (
	.I0(\u_npu_integration/layer_in_addr_Z_15_3 ),
	.I1(\u_npu_integration/reg_mem_addr [15]),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [15])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_15_s2 .INIT=16'h555C;
LUT4 \u_npu_integration/ml_comp/layer_in_addr_Z_16_s0  (
	.I0(\u_npu_integration/ml_comp/fsm_mem_selector ),
	.I1(\u_npu_integration/mem_selector ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/layer_in_addr_Z [16])
);
defparam \u_npu_integration/ml_comp/layer_in_addr_Z_16_s0 .INIT=16'hAAA3;
LUT4 \u_npu_integration/ml_comp/n279_s4  (
	.I0(\u_npu_integration/ml_comp/conv_start ),
	.I1(\u_npu_integration/state [0]),
	.I2(\u_npu_integration/start ),
	.I3(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/n279_12 )
);
defparam \u_npu_integration/ml_comp/n279_s4 .INIT=16'hAA32;
LUT4 \u_npu_integration/ml_comp/n311_s8  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/start ),
	.I2(\u_npu_integration/state [1]),
	.I3(\u_npu_integration/ml_comp/state_1_9 ),
	.F(\u_npu_integration/ml_comp/n311_15 )
);
defparam \u_npu_integration/ml_comp/n311_s8 .INIT=16'hA4AE;
LUT2 \u_npu_integration/ml_comp/n311_s9  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/state [1]),
	.F(\u_npu_integration/n311_17 )
);
defparam \u_npu_integration/ml_comp/n311_s9 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/state_1_s5  (
	.I0(\u_npu_integration/state [0]),
	.I1(\u_npu_integration/start ),
	.I2(\u_npu_integration/state [1]),
	.I3(\u_npu_integration/ml_comp/state_1_9 ),
	.F(\u_npu_integration/ml_comp/state_1_11 )
);
defparam \u_npu_integration/ml_comp/state_1_s5 .INIT=16'h5E04;
DFFCE \u_npu_integration/ml_comp/fsm_mem_selector_s0  (
	.D(\u_npu_integration/ml_comp/n313_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/fsm_mem_selector_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/fsm_mem_selector )
);
defparam \u_npu_integration/ml_comp/fsm_mem_selector_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/state_1_s1  (
	.D(\u_npu_integration/ml_comp/n310_12 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/state_1_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/state [1])
);
defparam \u_npu_integration/ml_comp/state_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool_start_s1  (
	.D(\u_npu_integration/ml_comp/n308_12 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool_start_14 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool_start )
);
defparam \u_npu_integration/ml_comp/pool_start_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/psr_we_latch_s1  (
	.D(\u_npu_integration/layer_out_write_Z ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/n276_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/psr_we_latch )
);
defparam \u_npu_integration/ml_comp/psr_we_latch_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/t_s1  (
	.D(\u_npu_integration/ml_comp/n309_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/t_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/t )
);
defparam \u_npu_integration/ml_comp/t_s1 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv_start_s4  (
	.D(\u_npu_integration/ml_comp/n279_12 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_start )
);
defparam \u_npu_integration/ml_comp/conv_start_s4 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/state_0_s3  (
	.D(\u_npu_integration/ml_comp/n311_15 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/state [0])
);
defparam \u_npu_integration/ml_comp/state_0_s3 .INIT=1'b0;
LUT1 \u_npu_integration/ml_comp/n308_s7  (
	.I0(\u_npu_integration/state [1]),
	.F(\u_npu_integration/ml_comp/n308_12 )
);
defparam \u_npu_integration/ml_comp/n308_s7 .INIT=2'h1;
LUT4 \u_npu_integration/ml_comp/conv/coef_read_Z_s  (
	.I0(\u_npu_integration/ml_comp/conv/coef_read_Z_3 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_read_Z_4 ),
	.I2(\u_npu_integration/ml_comp/conv/coef_read_Z_5 ),
	.I3(\u_npu_integration/n148_13 ),
	.F(\u_npu_integration/coef_read_Z )
);
defparam \u_npu_integration/ml_comp/conv/coef_read_Z_s .INIT=16'h8FFF;
LUT3 \u_npu_integration/ml_comp/conv/coef_read_Z_s0  (
	.I0(\u_npu_integration/ml_comp/conv/shift_valid_fl ),
	.I1(\u_npu_integration/ml_comp/conv/mult_valid_fl ),
	.I2(\u_npu_integration/ml_comp/conv/state [0]),
	.F(\u_npu_integration/ml_comp/conv/coef_read_Z_3 )
);
defparam \u_npu_integration/ml_comp/conv/coef_read_Z_s0 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/conv/coef_read_Z_s1  (
	.I0(\u_npu_integration/ml_comp/conv/state [2]),
	.I1(\u_npu_integration/ml_comp/conv/state [3]),
	.I2(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/coef_read_Z_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_read_Z_s1 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/coef_read_Z_s2  (
	.I0(\u_npu_integration/ml_comp/conv/bias_valid_fl ),
	.I1(\u_npu_integration/ml_comp/conv/coef_read_Z_4 ),
	.I2(\u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl ),
	.I3(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.F(\u_npu_integration/ml_comp/conv/coef_read_Z_5 )
);
defparam \u_npu_integration/ml_comp/conv/coef_read_Z_s2 .INIT=16'h0A3F;
LUT4 \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_s4  (
	.I0(\u_npu_integration/in_cstate [0]),
	.I1(\u_npu_integration/in_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/n148_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_s4 .INIT=16'h40FF;
LUT4 \u_npu_integration/ml_comp/conv/n148_s7  (
	.I0(\u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl ),
	.I1(\u_npu_integration/ml_comp/conv/addr_in_valid_fl ),
	.I2(\u_npu_integration/ml_comp/conv/image_en ),
	.I3(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.F(\u_npu_integration/n148_13 )
);
defparam \u_npu_integration/ml_comp/conv/n148_s7 .INIT=16'h4FFF;
LUT4 \u_npu_integration/ml_comp/conv/coef_layer_in_ready_s1  (
	.I0(\u_npu_integration/ml_comp/conv/image_en ),
	.I1(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch ),
	.I3(\u_npu_integration/coef_ready_Z ),
	.F(\u_npu_integration/ml_comp/conv/coef_layer_in_ready )
);
defparam \u_npu_integration/ml_comp/conv/coef_layer_in_ready_s1 .INIT=16'hF700;
DFFC \u_npu_integration/ml_comp/conv/shift_valid_fl_s0  (
	.D(\u_npu_integration/ml_comp/conv/shift_valid_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/shift_valid_fl )
);
defparam \u_npu_integration/ml_comp/conv/shift_valid_fl_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/bias_valid_fl_s0  (
	.D(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/bias_valid_fl )
);
defparam \u_npu_integration/ml_comp/conv/bias_valid_fl_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/addr_in_valid_fl_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_in_valid_fl )
);
defparam \u_npu_integration/ml_comp/conv/addr_in_valid_fl_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl_s0  (
	.D(\u_npu_integration/ml_comp/conv/coef_layer_in_ready ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl )
);
defparam \u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/n780_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/n781_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/n782_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/n783_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/n784_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/n785_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/n786_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/n787_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/n788_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/n789_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/n790_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/n791_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/n792_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/n793_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/n794_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/n795_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/conv_layer_out_addr [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_out_addr_latch_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/mult_valid_fl_s0  (
	.D(\u_npu_integration/ml_comp/conv/mult_valid_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/mult_valid_fl )
);
defparam \u_npu_integration/ml_comp/conv/mult_valid_fl_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_s1  (
	.D(\u_npu_integration/n148_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch )
);
defparam \u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch_s1 .INIT=1'b0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_0_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.I1(\u_npu_integration/wt_mem_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_0_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_0_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_1_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [1]),
	.I1(\u_npu_integration/wt_mem_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_0_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_1_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_1_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_2_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [2]),
	.I1(\u_npu_integration/wt_mem_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_1_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_2_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_2_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_3_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [3]),
	.I1(\u_npu_integration/wt_mem_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_2_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_3_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_3_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_4_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [4]),
	.I1(\u_npu_integration/wt_mem_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_3_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_4_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_4_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_5_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [5]),
	.I1(\u_npu_integration/wt_mem_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_4_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_5_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_5_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_6_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [6]),
	.I1(\u_npu_integration/wt_mem_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_5_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_6_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_6_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_7_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [7]),
	.I1(\u_npu_integration/wt_mem_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_6_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_7_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_7_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_8_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [8]),
	.I1(\u_npu_integration/wt_mem_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_7_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_8_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_8_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_8_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_9_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [9]),
	.I1(\u_npu_integration/wt_mem_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_8_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_9_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_9_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_9_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_10_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [10]),
	.I1(\u_npu_integration/wt_mem_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_9_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_10_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_10_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_10_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_11_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [11]),
	.I1(\u_npu_integration/wt_mem_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_10_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_11_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_11_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_11_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_12_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [12]),
	.I1(\u_npu_integration/wt_mem_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_11_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_12_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_12_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_12_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_13_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [13]),
	.I1(\u_npu_integration/wt_mem_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_12_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_13_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_13_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_13_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_14_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [14]),
	.I1(\u_npu_integration/wt_mem_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_13_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_14_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_14_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_14_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_15_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [15]),
	.I1(\u_npu_integration/wt_mem_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_14_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_15_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_15_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_15_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_16_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [16]),
	.I1(\u_npu_integration/wt_mem_offset [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_15_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_16_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_16_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_16_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_17_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [17]),
	.I1(\u_npu_integration/wt_mem_offset [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_16_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_17_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_17_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_17_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_18_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [18]),
	.I1(\u_npu_integration/wt_mem_offset [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_17_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_18_3 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_18_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_18_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_19_s  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [19]),
	.I1(\u_npu_integration/wt_mem_offset [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_18_3 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_19_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_19_2 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_19_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_1_s0  (
	.I0(\u_npu_integration/bias_mem_offset [0]),
	.I1(\u_npu_integration/bias_mem_offset [1]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_1_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_1_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_1_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_2_s0  (
	.I0(\u_npu_integration/bias_mem_offset [1]),
	.I1(\u_npu_integration/bias_mem_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_1_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_2_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_2_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_2_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_3_s0  (
	.I0(\u_npu_integration/bias_mem_offset [2]),
	.I1(\u_npu_integration/bias_mem_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_2_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_3_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_3_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_3_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_4_s0  (
	.I0(\u_npu_integration/bias_mem_offset [3]),
	.I1(\u_npu_integration/bias_mem_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_3_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_4_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_4_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_4_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_5_s0  (
	.I0(\u_npu_integration/bias_mem_offset [4]),
	.I1(\u_npu_integration/bias_mem_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_4_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_5_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_5_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_5_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_6_s0  (
	.I0(\u_npu_integration/bias_mem_offset [5]),
	.I1(\u_npu_integration/bias_mem_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_5_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_6_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_6_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_6_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_7_s0  (
	.I0(\u_npu_integration/bias_mem_offset [6]),
	.I1(\u_npu_integration/bias_mem_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_6_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_7_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_7_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_7_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_8_s0  (
	.I0(\u_npu_integration/bias_mem_offset [7]),
	.I1(\u_npu_integration/bias_mem_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_7_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_8_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_8_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_8_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_9_s0  (
	.I0(\u_npu_integration/bias_mem_offset [8]),
	.I1(\u_npu_integration/bias_mem_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_8_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_9_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_9_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_9_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_10_s0  (
	.I0(\u_npu_integration/bias_mem_offset [9]),
	.I1(\u_npu_integration/bias_mem_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_9_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_10_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_10_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_10_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_11_s0  (
	.I0(\u_npu_integration/bias_mem_offset [10]),
	.I1(\u_npu_integration/bias_mem_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_10_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_11_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_11_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_11_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_12_s0  (
	.I0(\u_npu_integration/bias_mem_offset [11]),
	.I1(\u_npu_integration/bias_mem_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_11_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_12_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_12_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_12_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_13_s0  (
	.I0(\u_npu_integration/bias_mem_offset [12]),
	.I1(\u_npu_integration/bias_mem_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_12_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_13_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_13_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_13_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_14_s0  (
	.I0(\u_npu_integration/bias_mem_offset [13]),
	.I1(\u_npu_integration/bias_mem_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_13_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_14_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_14_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_14_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_15_s0  (
	.I0(\u_npu_integration/bias_mem_offset [14]),
	.I1(\u_npu_integration/bias_mem_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_14_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_15_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_15_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_15_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_16_s0  (
	.I0(\u_npu_integration/bias_mem_offset [15]),
	.I1(\u_npu_integration/bias_mem_offset [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_15_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_16_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_16_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_16_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_17_s0  (
	.I0(\u_npu_integration/bias_mem_offset [16]),
	.I1(\u_npu_integration/bias_mem_offset [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_16_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_17_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_17_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_17_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_18_s0  (
	.I0(\u_npu_integration/bias_mem_offset [17]),
	.I1(\u_npu_integration/bias_mem_offset [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_17_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_18_5 ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_18_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_18_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_19_s0  (
	.I0(\u_npu_integration/bias_mem_offset [18]),
	.I1(\u_npu_integration/bias_mem_offset [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_18_5 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_19_1_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/coef_addr_19_4 )
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_19_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_0_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_0_2 ),
	.I1(\u_npu_integration/bias_mem_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_0_7 ),
	.SUM(\u_npu_integration/coef_addr [0])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_0_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_1_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_1_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_1_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_0_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_1_7 ),
	.SUM(\u_npu_integration/coef_addr [1])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_1_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_2_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_2_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_2_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_1_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_2_7 ),
	.SUM(\u_npu_integration/coef_addr [2])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_2_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_3_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_3_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_3_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_2_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_3_7 ),
	.SUM(\u_npu_integration/coef_addr [3])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_3_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_4_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_4_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_4_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_3_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_4_7 ),
	.SUM(\u_npu_integration/coef_addr [4])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_4_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_5_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_5_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_5_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_4_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_5_7 ),
	.SUM(\u_npu_integration/coef_addr [5])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_5_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_6_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_6_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_6_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_5_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_6_7 ),
	.SUM(\u_npu_integration/coef_addr [6])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_6_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_7_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_7_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_7_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_6_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_7_7 ),
	.SUM(\u_npu_integration/coef_addr [7])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_7_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_8_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_8_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_8_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_7_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_8_7 ),
	.SUM(\u_npu_integration/coef_addr [8])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_8_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_9_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_9_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_9_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_8_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_9_7 ),
	.SUM(\u_npu_integration/coef_addr [9])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_9_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_10_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_10_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_10_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_9_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_10_7 ),
	.SUM(\u_npu_integration/coef_addr [10])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_10_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_11_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_11_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_11_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_10_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_11_7 ),
	.SUM(\u_npu_integration/coef_addr [11])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_11_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_12_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_12_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_12_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_11_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_12_7 ),
	.SUM(\u_npu_integration/coef_addr [12])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_12_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_13_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_13_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_13_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_12_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_13_7 ),
	.SUM(\u_npu_integration/coef_addr [13])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_13_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_14_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_14_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_14_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_13_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_14_7 ),
	.SUM(\u_npu_integration/coef_addr [14])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_14_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_15_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_15_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_15_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_14_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_15_7 ),
	.SUM(\u_npu_integration/coef_addr [15])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_15_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_16_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_16_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_16_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_15_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_16_7 ),
	.SUM(\u_npu_integration/coef_addr [16])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_16_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_17_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_17_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_17_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_16_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_17_7 ),
	.SUM(\u_npu_integration/coef_addr [17])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_17_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_18_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_18_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_18_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_17_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_18_7 ),
	.SUM(\u_npu_integration/coef_addr [18])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_18_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/coef_addr_19_s1  (
	.I0(\u_npu_integration/ml_comp/conv/coef_addr_19_2 ),
	.I1(\u_npu_integration/ml_comp/conv/coef_addr_19_4 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/coef_addr_18_7 ),
	.COUT(\u_npu_integration/ml_comp/conv/coef_addr_19_2_COUT ),
	.SUM(\u_npu_integration/coef_addr [19])
);
defparam \u_npu_integration/ml_comp/conv/coef_addr_19_s1 .ALU_MODE=0;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n415_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n415_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n415_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n415_s0 .INIT=8'hE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n416_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n416_4 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n416_5 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n416_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n416_s0 .INIT=16'h000E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n417_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n416_4 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n417_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n417_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n417_s0 .INIT=16'h000E;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n418_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n418_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n418_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n418_s0 .INIT=8'hE0;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n419_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n419_4 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n419_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n419_s0 .INIT=8'h3A;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n420_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n420_4 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n420_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n420_s0 .INIT=8'h3A;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n421_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n421_4 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n421_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n421_s0 .INIT=8'h3A;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n422_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n422_4 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n422_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n422_s0 .INIT=8'h3A;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2332_s0  (
	.I0(HRESETn),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n283_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2332_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2332_s0 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n578_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n528_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n578_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n578_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n579_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n529_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n579_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n579_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n580_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n530_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n580_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n580_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n581_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n531_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n581_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n581_s0 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n582_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n582_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n532_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n582_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n582_s0 .INIT=8'hAC;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n583_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n533_1 ),
	.I1(\u_npu_integration/conv_padding [1]),
	.I2(\u_npu_integration/conv_padding [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n583_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n583_s0 .INIT=16'h3CAA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n584_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n534_1 ),
	.I1(\u_npu_integration/conv_padding [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n584_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n584_s0 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/bias_valid_Z_s  (
	.I0(\u_npu_integration/ml_comp/conv/state [0]),
	.I1(\u_npu_integration/ml_comp/conv/state [1]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.I3(\u_npu_integration/ml_comp/conv/state [2]),
	.F(\u_npu_integration/ml_comp/conv/bias_valid_Z )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/bias_valid_Z_s .INIT=16'h0100;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/addr_in_valid_Z_s  (
	.I0(\u_npu_integration/ml_comp/conv/image_en ),
	.I1(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.F(\u_npu_integration/ml_comp/conv/addr_in_valid_Z )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/addr_in_valid_Z_s .INIT=4'h8;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1356_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1308_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1356_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1356_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1357_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1309_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [14]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1357_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1357_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1358_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1310_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [13]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1358_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1358_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1359_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1311_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [12]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1359_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1359_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1360_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1312_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [11]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1360_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1360_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1361_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1313_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [10]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1361_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1361_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1362_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1314_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [9]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1362_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1362_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1363_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1315_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1363_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1363_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1364_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1316_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1364_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1364_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1365_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1317_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1365_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1365_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1366_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1318_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1366_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1366_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1367_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1319_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1367_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1367_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1368_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1320_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [3]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1368_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1368_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1369_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1321_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1369_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1369_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1370_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1322_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1370_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1370_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1371_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1323_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_y_init [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1371_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1371_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1564_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1516_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [14]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1564_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1564_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1565_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1517_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [13]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1565_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1565_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1566_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1518_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [12]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1566_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1566_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1567_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1519_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [11]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1567_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1567_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1568_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1520_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [10]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1568_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1568_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1569_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1521_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [9]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1569_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1569_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1570_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1522_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1570_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1570_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1571_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1523_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1571_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1571_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1572_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1524_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1572_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1572_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1573_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1525_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1573_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1573_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1574_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1526_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1574_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1574_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1575_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1527_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [3]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1575_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1575_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1576_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1528_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1576_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1576_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1577_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1529_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1577_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1577_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1578_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1530_1 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1578_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1578_s0 .INIT=8'hCA;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/addr_out_valid_Z_s  (
	.I0(\u_npu_integration/ml_comp/addr_out_valid_Z_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_out_valid_Z )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/addr_out_valid_Z_s .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_15_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2060_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_15_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_14_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2061_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_14_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_13_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2062_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_13_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_12_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2063_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_12_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_11_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2064_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_11_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_10_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2065_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_10_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_9_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2066_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_9_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_8_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2067_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_8_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_7_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2068_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_7_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_6_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2069_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_6_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_5_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2070_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_5_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_4_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2071_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_4_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_3_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2072_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_3_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_2_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2073_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_2_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_1_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2074_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_1_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/oc_0_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2075_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/oc [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/oc_0_s0 .INIT=8'hCA;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2334_s0  (
	.I0(HRESETn),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n283_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2334_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2334_s0 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_2 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s7 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_6_2 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_6_3 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s4 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_5_2 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_5_3 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s4 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s6  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_4_2 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_4_3 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s6 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_2 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s7 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_2 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s7 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_2 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s7 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_3 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_2 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/in_y [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s7 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s3 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s3 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s3  (
	.I0(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s3 .INIT=16'hFFF2;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s3 .INIT=8'hE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s3 .INIT=16'hFFE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s3  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s3 .INIT=16'hFFE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1813_s20  (
	.I0(\u_npu_integration/ml_comp/conv/state [0]),
	.I1(\u_npu_integration/ml_comp/conv/state [1]),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1814_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1813_s20 .INIT=16'h017F;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1811_s5  (
	.I0(\u_npu_integration/ml_comp/conv/state [1]),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1811_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1811_s5 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1827_s15  (
	.I0(\u_npu_integration/ml_comp/conv/state [1]),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [0]),
	.I3(\u_npu_integration/ml_comp/conv/state [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1827_19 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1827_s15 .INIT=16'h007F;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1811_s6  (
	.I0(\u_npu_integration/ml_comp/conv_start ),
	.I1(\u_npu_integration/ml_comp/addr_out_valid_Z_3 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1811_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1811_s6 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1813_s21  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1813_27 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1813_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1813_s21 .INIT=8'hB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1814_s23  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1814_29 ),
	.I1(\u_npu_integration/ml_comp/conv/state [0]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.I3(\u_npu_integration/ml_comp/conv/state [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1814_28 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1814_s23 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1816_s21  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1816_27 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1816_25 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1816_s21 .INIT=16'hFF40;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1818_s21  (
	.I0(\u_npu_integration/ml_comp/conv/state [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1818_26 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1818_27 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1818_25 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1818_s21 .INIT=16'h1F11;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1827_s16  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1827_23 ),
	.I2(\u_npu_integration/ml_comp/conv/image_en ),
	.I3(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1827_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1827_s16 .INIT=16'hFA30;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1821_s16  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1821_21 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1821_22 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1821_20 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1821_s16 .INIT=16'hFF40;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1824_s16  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1821_21 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1824_21 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1824_20 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1824_s16 .INIT=16'hFF40;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1949_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1949_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1949_s3 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1948_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1948_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1948_s3 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1947_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1947_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1947_s3 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1946_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1946_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1946_s3 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1945_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1945_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1945_s3 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1944_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1944_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1944_s3 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1943_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1943_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1943_s3 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1942_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1942_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1942_s3 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1941_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [9]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1941_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1941_s3 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n735_s24  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [0]),
	.I1(\u_npu_integration/conv_dim_im_in_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n735_36 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s24 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n732_s24  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [0]),
	.I1(\u_npu_integration/conv_dim_im_in_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n732_36 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s24 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [7]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s1 .INIT=16'h7800;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2227_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2227_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2227_s1 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2224_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2225_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2224_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2224_s1 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2219_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2220_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2219_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2219_s1 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2216_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2217_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2216_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2216_s1 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2214_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2215_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [15]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2214_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2214_s1 .INIT=16'h0708;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2006_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1980_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2006_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2006_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2005_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1979_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2005_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2005_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2004_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1978_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2004_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2004_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2003_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1977_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2003_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2003_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2002_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1976_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2002_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2002_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2001_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1975_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2001_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2001_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2000_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1974_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2000_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2000_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1999_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1973_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1999_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1999_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1998_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1972_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1998_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1998_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1997_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1971_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1997_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1997_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1996_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1970_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1996_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1996_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1995_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1969_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1995_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1995_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1994_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1968_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1994_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1994_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1993_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1967_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1993_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1993_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1992_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1966_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1992_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1992_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1991_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1965_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1991_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1991_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1990_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1990_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1990_s1 .INIT=4'h1;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1987_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1947_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1987_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1987_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1984_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1944_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1984_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1984_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1981_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1941_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1981_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1981_s1 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1537_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1537_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1537_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1536_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1536_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1536_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1535_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1535_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1535_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1535_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1534_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1534_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1534_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1534_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1533_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1534_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1533_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1533_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1532_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1532_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1532_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1532_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1531_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1531_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1531_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1531_s1 .INIT=8'h14;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1339_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1289_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1339_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1339_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1338_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1288_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1338_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1338_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1337_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1287_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1337_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1337_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1336_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1286_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1336_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1336_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1335_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1285_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1335_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1335_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1334_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1284_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1334_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1334_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1333_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1283_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1333_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1333_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1331_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1331_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1331_s1 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1330_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1330_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1330_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1329_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1329_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1329_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1328_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1328_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1328_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1328_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1327_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1327_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1327_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1327_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1326_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1327_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1326_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1326_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1325_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1325_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1325_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1325_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1324_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1325_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1324_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1324_s1 .INIT=16'h0708;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n907_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n907_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n907_s1 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n906_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [1]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n906_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n906_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n905_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [1]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n905_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n905_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n904_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n904_6 ),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n904_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n904_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n903_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n903_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n903_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n903_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n902_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n903_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n902_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n902_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n901_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n901_6 ),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n901_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n901_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n900_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n900_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n900_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n900_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n899_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n900_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [8]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n899_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n899_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n898_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [9]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n898_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n898_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n898_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n897_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n898_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [10]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n897_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n897_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n896_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n896_6 ),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [11]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n896_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n896_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n895_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [12]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n895_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n895_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n895_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n894_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n895_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [13]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n894_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n894_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n893_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n893_6 ),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [14]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n893_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n893_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n892_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n892_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n892_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n892_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n891_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n892_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [16]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n891_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n891_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n890_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n890_6 ),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [17]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n890_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n890_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n889_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [18]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n889_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n889_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n889_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n888_s1  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [18]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n889_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [19]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n888_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n888_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n575_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n575_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n575_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n574_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n574_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n574_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n573_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n573_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n573_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n573_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n572_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n572_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n572_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n572_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n571_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n572_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n571_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n571_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n570_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n570_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n570_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n570_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n569_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n570_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n569_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n569_s1 .INIT=16'h0708;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n406_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n358_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n406_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n406_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n405_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n357_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n405_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n405_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n404_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n356_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n404_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n404_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n403_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n355_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n403_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n403_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n402_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n354_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n402_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n402_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n401_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n353_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n401_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n401_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n400_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n352_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n400_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n400_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n399_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n351_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n399_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n399_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n398_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n350_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n398_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n398_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n397_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n349_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n397_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n397_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n396_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n348_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n396_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n396_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n395_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n347_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n395_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n395_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n394_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n346_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n394_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n394_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n393_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n345_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n393_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n393_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n392_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n344_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n392_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n392_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n391_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n343_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n391_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n391_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n390_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n341_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n390_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n390_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n389_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n340_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n389_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n389_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n388_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n339_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n388_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n388_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n387_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n338_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n387_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n387_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n386_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n337_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n386_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n386_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n385_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n336_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n385_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n385_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n384_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n335_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n384_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n384_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n383_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n334_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n383_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n383_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n382_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n333_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n382_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n382_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n381_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n332_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n381_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n381_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n380_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n331_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n380_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n380_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n379_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n330_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n379_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n379_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n378_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n329_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n378_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n378_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n377_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n328_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n377_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n377_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n376_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n327_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n376_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n376_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n375_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n326_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n375_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n375_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n366_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n366_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n366_s1 .INIT=16'h00EF;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n365_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n365_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n365_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n365_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n364_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n364_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n364_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n364_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n363_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n363_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n363_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n363_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n362_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n362_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n362_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n362_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n361_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n361_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n361_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n361_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n360_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n360_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n360_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n360_s1 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n359_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n359_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n359_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n359_s1 .INIT=16'h00EF;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n138_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n98_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n138_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n138_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n137_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n97_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n137_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n137_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n136_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n96_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n136_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n136_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n135_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n95_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n135_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n135_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n134_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n94_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n134_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n134_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n133_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n93_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n133_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n133_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n132_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n92_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n132_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n132_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n131_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n91_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n131_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n131_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n130_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n90_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n130_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n130_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n129_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n89_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n129_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n129_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n128_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n88_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n128_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n128_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n127_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n87_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n127_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n127_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n126_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n86_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n126_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n126_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n125_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n85_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n125_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n125_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n124_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n84_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n124_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n124_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n122_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n81_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n122_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n122_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n121_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n80_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n121_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n121_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n120_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n79_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n120_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n120_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n119_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n78_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n119_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n119_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n118_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n77_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n118_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n118_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n117_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n76_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n117_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n117_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n116_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n75_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n116_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n116_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n115_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n74_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n115_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n115_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n114_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n73_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n114_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n114_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n113_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n72_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n113_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n113_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n112_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n71_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n112_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n112_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n111_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n70_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n111_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n111_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n110_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n69_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n110_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n110_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n109_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n68_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n109_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n109_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n108_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n67_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n108_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n108_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n106_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n106_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n106_s1 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n105_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n105_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n105_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n104_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [2]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n104_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n104_s1 .INIT=16'h7800;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n103_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n103_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n103_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n102_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [4]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n102_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n102_s1 .INIT=16'h7800;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n101_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n101_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n101_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n101_s1 .INIT=8'h60;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n100_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_6 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n100_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n100_s1 .INIT=8'h60;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1921_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1905_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1921_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1921_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1920_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1904_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1920_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1920_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1919_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1903_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1919_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1919_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1918_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1902_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1918_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1918_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1917_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1901_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1917_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1917_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1916_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1900_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1916_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1916_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1915_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1899_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1915_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1915_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1914_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1898_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1914_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1914_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1913_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1897_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1913_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1913_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1912_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1896_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1912_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1912_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1911_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1895_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1911_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1911_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1910_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1894_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1910_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1910_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1909_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1893_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1909_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1909_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1908_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1892_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1908_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1908_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1907_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1891_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1907_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1907_s1 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n285_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n285_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n285_s1 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n284_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/conv_padding [1]),
	.I2(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n284_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n284_s1 .INIT=8'h14;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n282_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n282_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n282_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n281_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n281_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n281_s1 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1941_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [9]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1941_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1941_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n415_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n415_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n415_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n416_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n415_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n415_s1 .INIT=16'h007F;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n416_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n416_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n416_s1 .INIT=8'hB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n416_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n318_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n415_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n416_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n416_s2 .INIT=16'h7000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n417_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n319_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n415_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n417_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n417_s1 .INIT=16'h7000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n418_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n418_5 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n415_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n416_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n418_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n418_s1 .INIT=16'h007F;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n419_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 ),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n321_1 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n419_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n419_s1 .INIT=16'h0F77;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n420_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n582_4 ),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n322_1 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n420_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n420_s1 .INIT=16'h0F77;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n421_s1  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n421_5 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n323_1 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n421_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n421_s1 .INIT=16'h0FDD;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n422_s1  (
	.I0(\u_npu_integration/conv_padding [0]),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n324_1 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n422_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n422_s1 .INIT=16'h0F77;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n577_s1  (
	.I0(\u_npu_integration/conv_padding [3]),
	.I1(\u_npu_integration/conv_padding [2]),
	.I2(\u_npu_integration/conv_padding [1]),
	.I3(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n577_s1 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n581_s1  (
	.I0(\u_npu_integration/conv_padding [2]),
	.I1(\u_npu_integration/conv_padding [1]),
	.I2(\u_npu_integration/conv_padding [0]),
	.I3(\u_npu_integration/conv_padding [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n581_s1 .INIT=16'h01FE;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n582_s1  (
	.I0(\u_npu_integration/conv_padding [1]),
	.I1(\u_npu_integration/conv_padding [0]),
	.I2(\u_npu_integration/conv_padding [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n582_4 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n582_s1 .INIT=8'h1E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/addr_in_valid_Z_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n732_34 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n735_34 ),
	.F(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/addr_in_valid_Z_s0 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/addr_out_valid_Z_s0  (
	.I0(\u_npu_integration/ml_comp/conv/state [0]),
	.I1(\u_npu_integration/ml_comp/conv/state [1]),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [3]),
	.F(\u_npu_integration/ml_comp/addr_out_valid_Z_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/addr_out_valid_Z_s0 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_11 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_12 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_13 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s4 .INIT=16'h00EF;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_14 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_15 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_16 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s5 .INIT=16'h00BF;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s4 .INIT=8'h0E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch ),
	.I1(\u_npu_integration/ml_comp/conv/mult_ready_5 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.I3(\u_npu_integration/ml_comp/conv/image_en ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s5 .INIT=16'h8F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [3]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_11 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_12 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s4 .INIT=16'h4100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_11 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_25 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_13 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s4 .INIT=16'h1000;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s4 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s4 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1813_s22  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1813_31 ),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1813_29 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1813_27 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1813_s22 .INIT=16'h000B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1814_s24  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1814_29 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1814_s24 .INIT=16'hFCA0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1816_s22  (
	.I0(\u_npu_integration/ml_comp/conv/state [1]),
	.I1(\u_npu_integration/ml_comp/conv/state [3]),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1816_s22 .INIT=16'h1000;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1816_s23  (
	.I0(\u_npu_integration/ml_comp/conv/state [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1816_28 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1816_27 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1816_s23 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1818_s22  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1818_28 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1818_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1818_s22 .INIT=16'h14EF;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1818_s23  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1813_31 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1818_27 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1818_s23 .INIT=8'hB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1827_s18  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1816_26 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ),
	.I3(\u_npu_integration/ml_comp/conv/coef_read_Z_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1827_23 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1827_s18 .INIT=16'hB0BB;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1821_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1813_31 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1821_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1821_s17 .INIT=8'h70;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1821_s18  (
	.I0(\u_npu_integration/ml_comp/conv/coef_read_Z_4 ),
	.I1(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1827_24 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1821_22 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1821_s18 .INIT=16'hCEE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1824_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1824_22 ),
	.I1(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [0]),
	.I3(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1824_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1824_s17 .INIT=16'h8EE0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1946_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1946_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1943_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1943_s4 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [5]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n99_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s3 .INIT=16'h007F;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2226_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2226_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2226_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2225_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2225_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2225_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2223_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2225_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2223_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2223_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2222_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2225_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2222_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2222_s2 .INIT=16'h8000;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2221_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2222_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2221_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2221_s2 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2218_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2221_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2218_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2218_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2217_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2220_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2217_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2217_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2215_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2218_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2215_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2215_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2006_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2006_7 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2006_s2 .INIT=16'hBBB0;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1535_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1535_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1535_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1534_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1534_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1534_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1532_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1534_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1532_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1532_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1531_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1534_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1531_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1531_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1328_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1328_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1328_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1327_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1327_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1327_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1325_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1327_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1325_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1325_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n904_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [1]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n904_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n904_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n903_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [1]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [0]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [2]),
	.I3(\u_npu_integration/ml_comp/conv/wb_addr_Z [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n903_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n903_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n901_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [4]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n903_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n901_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n901_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n900_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [4]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [5]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n903_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n900_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n900_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n898_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [7]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n900_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n898_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n898_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n896_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [9]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [10]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n898_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n896_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n896_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n895_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [9]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [10]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [11]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n898_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n895_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n895_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n893_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [12]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [13]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n895_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n893_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n893_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n892_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [12]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [13]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [14]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n895_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n892_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n892_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n890_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [15]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [16]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n892_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n890_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n890_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n889_s2  (
	.I0(\u_npu_integration/ml_comp/conv/wb_addr_Z [15]),
	.I1(\u_npu_integration/ml_comp/conv/wb_addr_Z [16]),
	.I2(\u_npu_integration/ml_comp/conv/wb_addr_Z [17]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n892_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n889_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n889_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n573_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n573_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n573_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n572_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n572_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n572_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n570_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n572_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n570_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n570_s2 .INIT=8'h80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n365_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n365_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n365_s2 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n364_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n364_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n364_s2 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n363_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n363_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n363_s2 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n362_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n362_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n362_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n362_s2 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n361_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n362_7 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n361_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n361_s2 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n360_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n362_7 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n360_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n360_s2 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n359_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n359_7 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n359_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n359_s2 .INIT=4'h9;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n103_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n103_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n101_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n101_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n101_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n415_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n415_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n415_s3 .INIT=16'hEF00;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n418_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n320_1 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n418_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n418_s2 .INIT=8'h07;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n421_s2  (
	.I0(\u_npu_integration/conv_padding [1]),
	.I1(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n421_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n421_s2 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s6  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_17 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_18 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s6 .INIT=16'hEB7D;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_19 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_20 ),
	.I3(\u_npu_integration/conv_dim_im_out_x [4]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_12 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s7 .INIT=16'hD7BD;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s8  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_21 ),
	.I1(\u_npu_integration/conv_dim_im_out_x [3]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_x [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n573_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s8 .INIT=16'h1441;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s9  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_22 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_23 ),
	.I3(\u_npu_integration/conv_dim_im_out_y [4]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s9 .INIT=16'hD7BD;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s10  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_24 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_25 ),
	.I3(\u_npu_integration/conv_dim_im_out_y [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_15 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s10 .INIT=16'h1401;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s11  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_26 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_27 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [6]),
	.I3(\u_npu_integration/conv_dim_im_out_y [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_16 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s11 .INIT=16'h1441;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_11 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_12 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_13 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_14 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s5 .INIT=16'hDF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s5  (
	.I0(\u_npu_integration/conv_dim_kernel [1]),
	.I1(\u_npu_integration/conv_dim_kernel [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_13 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s5 .INIT=16'hE7F9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s6  (
	.I0(\u_npu_integration/conv_dim_kernel [2]),
	.I1(\u_npu_integration/conv_dim_kernel [1]),
	.I2(\u_npu_integration/conv_dim_kernel [0]),
	.I3(\u_npu_integration/conv_dim_kernel [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s6 .INIT=16'hFE00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_14 ),
	.I1(\u_npu_integration/conv_dim_kernel [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_15 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_12 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s7 .INIT=16'h1C00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_14 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_15 ),
	.I3(\u_npu_integration/conv_ch_im_in [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s5 .INIT=16'hD7BD;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s6  (
	.I0(\u_npu_integration/conv_ch_im_in [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_16 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_17 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s6 .INIT=16'hBDDE;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s8  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_19 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_20 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s8 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_11 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_11 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_12 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s5 .INIT=16'h4100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1813_s24  (
	.I0(\u_npu_integration/ml_comp/reg_mem_ready_Z_4 ),
	.I1(\u_npu_integration/ml_comp/conv/state [0]),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1813_29 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1813_s24 .INIT=16'hFE3F;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1816_s24  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 ),
	.I1(\u_npu_integration/ml_comp/conv/state [0]),
	.I2(\u_npu_integration/ml_comp/conv/state [2]),
	.I3(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1816_28 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1816_s24 .INIT=16'h370C;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1818_s24  (
	.I0(\u_npu_integration/ml_comp/conv_start ),
	.I1(\u_npu_integration/ml_comp/conv/state [1]),
	.I2(\u_npu_integration/ml_comp/conv/state [0]),
	.I3(\u_npu_integration/ml_comp/conv/state [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1818_28 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1818_s24 .INIT=16'h030E;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n1827_s19  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [0]),
	.I1(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1827_24 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1827_s19 .INIT=4'h8;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1824_s18  (
	.I0(\u_npu_integration/ml_comp/conv/coef_read_Z_4 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [1]),
	.I2(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1824_22 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1824_s18 .INIT=8'hCA;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n99_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s4 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n99_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n99_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s5 .INIT=8'h40;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n2006_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2006_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2006_s3 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n362_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n362_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n362_s3 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n359_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n362_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n359_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n359_s3 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s12  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [6]),
	.I1(\u_npu_integration/conv_dim_im_out_x [6]),
	.I2(\u_npu_integration/conv_dim_im_out_x [7]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_17 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s12 .INIT=16'hB64B;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s13  (
	.I0(\u_npu_integration/conv_dim_im_out_x [5]),
	.I1(\u_npu_integration/conv_dim_im_out_x [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_20 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_18 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s13 .INIT=8'h10;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s14  (
	.I0(\u_npu_integration/conv_dim_im_out_x [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_19 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s14 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s15  (
	.I0(\u_npu_integration/conv_dim_im_out_x [3]),
	.I1(\u_npu_integration/conv_dim_im_out_x [2]),
	.I2(\u_npu_integration/conv_dim_im_out_x [1]),
	.I3(\u_npu_integration/conv_dim_im_out_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_20 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s15 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s16  (
	.I0(\u_npu_integration/conv_dim_im_out_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_28 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_29 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s16 .INIT=16'h7BCF;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [5]),
	.I1(\u_npu_integration/conv_dim_im_out_y [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_22 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s17 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s18  (
	.I0(\u_npu_integration/conv_dim_im_out_y [0]),
	.I1(\u_npu_integration/conv_dim_im_out_y [1]),
	.I2(\u_npu_integration/conv_dim_im_out_y [2]),
	.I3(\u_npu_integration/conv_dim_im_out_y [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_23 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s18 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s19  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0]),
	.I2(\u_npu_integration/conv_dim_im_out_y [1]),
	.I3(\u_npu_integration/conv_dim_im_out_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_24 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s19 .INIT=16'hDEB7;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s20  (
	.I0(\u_npu_integration/conv_dim_im_out_y [4]),
	.I1(\u_npu_integration/conv_dim_im_out_y [5]),
	.I2(\u_npu_integration/conv_dim_im_out_y [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_23 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_25 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s20 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s21  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_30 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y [2]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_31 ),
	.I3(\u_npu_integration/conv_dim_im_out_y [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s21 .INIT=16'hD7BD;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s22  (
	.I0(\u_npu_integration/conv_dim_im_out_y [4]),
	.I1(\u_npu_integration/conv_dim_im_out_y [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b_6_23 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_27 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s22 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s6  (
	.I0(\u_npu_integration/conv_ch_im_out [6]),
	.I1(\u_npu_integration/conv_ch_im_out [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_15 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_44 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s6 .INIT=16'h10EF;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_46 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_18 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/oc [8]),
	.I3(\u_npu_integration/conv_ch_im_out [8]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_12 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s7 .INIT=16'hEB7E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s8  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_19 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_20 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_21 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_22 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s8 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s9  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_23 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_24 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_25 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s9 .INIT=16'h00EF;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s8  (
	.I0(\u_npu_integration/conv_dim_kernel [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s8 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s9  (
	.I0(\u_npu_integration/conv_dim_kernel [3]),
	.I1(\u_npu_integration/conv_dim_kernel [2]),
	.I2(\u_npu_integration/conv_dim_kernel [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s9 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s10  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_15 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s10 .INIT=16'h0001;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s9  (
	.I0(\u_npu_integration/conv_ch_im_in [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s9 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s10  (
	.I0(\u_npu_integration/conv_ch_im_in [4]),
	.I1(\u_npu_integration/conv_ch_im_in [3]),
	.I2(\u_npu_integration/conv_ch_im_in [2]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_21 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_15 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s10 .INIT=16'h0100;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s11  (
	.I0(\u_npu_integration/conv_ch_im_in [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_16 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s11 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s12  (
	.I0(\u_npu_integration/conv_ch_im_in [6]),
	.I1(\u_npu_integration/conv_ch_im_in [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_22 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_21 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_17 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s12 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s13  (
	.I0(\u_npu_integration/conv_ch_im_in [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [9]),
	.I3(\u_npu_integration/conv_ch_im_in [9]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_18 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s13 .INIT=16'hB40B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s14  (
	.I0(\u_npu_integration/conv_ch_im_in [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_23 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_21 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_19 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s14 .INIT=16'hE77B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s15  (
	.I0(\u_npu_integration/conv_ch_im_in [1]),
	.I1(\u_npu_integration/conv_ch_im_in [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_20 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s15 .INIT=16'hED7B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s6  (
	.I0(\u_npu_integration/conv_dim_kernel [1]),
	.I1(\u_npu_integration/conv_dim_kernel [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_13 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s6 .INIT=16'hE7F9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_14 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_12 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s7 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s6  (
	.I0(\u_npu_integration/conv_batch [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_12 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_13 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s6 .INIT=16'h0B04;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s7  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n103_6 ),
	.I2(\u_npu_integration/conv_batch [3]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_14 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s7 .INIT=16'h6100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s23  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.I1(\u_npu_integration/conv_dim_im_out_x [0]),
	.I2(\u_npu_integration/conv_dim_im_out_x [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_28 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s23 .INIT=16'h1771;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s24  (
	.I0(\u_npu_integration/conv_dim_im_out_x [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_29 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s24 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s25  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y [3]),
	.I1(\u_npu_integration/conv_dim_im_out_y [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_30 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s25 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/b_6_s26  (
	.I0(\u_npu_integration/conv_dim_im_out_y [0]),
	.I1(\u_npu_integration/conv_dim_im_out_y [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/b_6_31 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s26 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s10  (
	.I0(\u_npu_integration/conv_ch_im_out [4]),
	.I1(\u_npu_integration/conv_ch_im_out [3]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_26 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_15 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s10 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s13  (
	.I0(\u_npu_integration/conv_ch_im_out [7]),
	.I1(\u_npu_integration/conv_ch_im_out [6]),
	.I2(\u_npu_integration/conv_ch_im_out [5]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_15 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_18 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s13 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s14  (
	.I0(\u_npu_integration/conv_ch_im_out [1]),
	.I1(\u_npu_integration/conv_ch_im_out [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/oc [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_19 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s14 .INIT=16'hED7B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s15  (
	.I0(\u_npu_integration/conv_ch_im_out [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_27 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_26 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/oc [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_20 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s15 .INIT=16'hBDDE;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s16  (
	.I0(\u_npu_integration/conv_ch_im_out [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_28 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_15 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/oc [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s16 .INIT=16'hBDDE;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_29 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_30 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_31 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_22 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s17 .INIT=16'h6000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s18  (
	.I0(\u_npu_integration/conv_depth_multiplier [1]),
	.I1(\u_npu_integration/conv_depth_multiplier [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_23 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s18 .INIT=16'hED7B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s19  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_32 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_33 ),
	.I3(\u_npu_integration/conv_depth_multiplier [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_24 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s19 .INIT=16'hEB7E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s20  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_34 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_35 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_30 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_36 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_25 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s20 .INIT=16'h1000;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s16  (
	.I0(\u_npu_integration/conv_ch_im_in [1]),
	.I1(\u_npu_integration/conv_ch_im_in [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_21 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s16 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s17  (
	.I0(\u_npu_integration/conv_ch_im_in [4]),
	.I1(\u_npu_integration/conv_ch_im_in [3]),
	.I2(\u_npu_integration/conv_ch_im_in [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_22 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s17 .INIT=8'h01;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s18  (
	.I0(\u_npu_integration/conv_ch_im_in [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_23 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s18 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s8  (
	.I0(\u_npu_integration/conv_dim_kernel [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s8 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s9  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [7]),
	.I1(\u_npu_integration/conv_dim_kernel [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s9 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s8  (
	.I0(\u_npu_integration/conv_batch [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [0]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [1]),
	.I3(\u_npu_integration/conv_batch [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_12 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s8 .INIT=16'hDEB7;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n99_s9  (
	.I0(\u_npu_integration/conv_batch [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_13 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s9 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n99_s10  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b [5]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/b [6]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n99_14 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n99_s10 .INIT=16'h0001;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s21  (
	.I0(\u_npu_integration/conv_ch_im_out [2]),
	.I1(\u_npu_integration/conv_ch_im_out [1]),
	.I2(\u_npu_integration/conv_ch_im_out [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s21 .INIT=8'h01;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s22  (
	.I0(\u_npu_integration/conv_ch_im_out [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_27 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s22 .INIT=4'h6;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s23  (
	.I0(\u_npu_integration/conv_ch_im_out [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_28 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s23 .INIT=4'h6;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s24  (
	.I0(\u_npu_integration/conv_ch_im_out [1]),
	.I1(\u_npu_integration/conv_ch_im_out [0]),
	.I2(\u_npu_integration/conv_ch_im_out [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_29 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s24 .INIT=8'h1E;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s25  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_37 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_30 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s25 .INIT=16'h0100;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s26  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I1(\u_npu_integration/conv_ch_im_out [9]),
	.I2(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_31 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s26 .INIT=8'h0D;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s27  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I1(\u_npu_integration/conv_depth_multiplier [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_32 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s27 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s28  (
	.I0(\u_npu_integration/conv_depth_multiplier [5]),
	.I1(\u_npu_integration/conv_depth_multiplier [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_38 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_33 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s28 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s29  (
	.I0(\u_npu_integration/conv_depth_multiplier [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_39 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_40 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_34 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s29 .INIT=16'hE77B;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s30  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_41 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_38 ),
	.I3(\u_npu_integration/conv_depth_multiplier [4]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_35 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s30 .INIT=16'hD7BD;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s31  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_42 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I3(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_36 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s31 .INIT=16'h0100;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s32  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_37 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s32 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s33  (
	.I0(\u_npu_integration/conv_depth_multiplier [3]),
	.I1(\u_npu_integration/conv_depth_multiplier [2]),
	.I2(\u_npu_integration/conv_depth_multiplier [1]),
	.I3(\u_npu_integration/conv_depth_multiplier [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_38 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s33 .INIT=16'h0001;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s34  (
	.I0(\u_npu_integration/conv_depth_multiplier [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_39 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s34 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s35  (
	.I0(\u_npu_integration/conv_depth_multiplier [1]),
	.I1(\u_npu_integration/conv_depth_multiplier [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_40 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s35 .INIT=4'h1;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s36  (
	.I0(\u_npu_integration/conv_depth_multiplier [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_41 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s36 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s37  (
	.I0(\u_npu_integration/conv_depth_multiplier [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_42 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s37 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1982_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1982_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1982_s2 .INIT=16'h1540;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1983_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1943_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1983_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1983_s2 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1985_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1985_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1985_s2 .INIT=16'h1540;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1988_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1988_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1988_s2 .INIT=16'h1540;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1989_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1989_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1989_s2 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1813_s25  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n99_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_11 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1813_31 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1813_s25 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s38  (
	.I0(\u_npu_integration/conv_ch_im_out [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2068_1 ),
	.I3(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_44 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s38 .INIT=16'h5A66;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s39  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n2066_1 ),
	.I2(\u_npu_integration/conv_depthwise ),
	.I3(\u_npu_integration/conv_ch_im_out [9]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_46 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s39 .INIT=16'h3500;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s19  (
	.I0(\u_npu_integration/conv_ch_im_in [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_18 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_25 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s19 .INIT=16'h6900;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1986_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n2006_6 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1946_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1986_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1986_s2 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2220_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2222_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2220_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2220_s3 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2221_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2222_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2221_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2221_s3 .INIT=16'h1444;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2312_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2312_s1 .INIT=8'h54;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2310_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2310_s1 .INIT=8'h01;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2330_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2330_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2330_s1 .INIT=8'h45;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2328_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n581_4 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2328_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2328_s1 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2338_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/conv_padding [1]),
	.I3(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2338_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2338_s1 .INIT=16'h5445;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2336_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/conv_padding [1]),
	.I3(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2336_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2336_s1 .INIT=16'h0110;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2342_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2342_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2342_s1 .INIT=8'h45;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2340_s1  (
	.I0(HRESETn),
	.I1(\u_npu_integration/conv_depthwise ),
	.I2(\u_npu_integration/conv_padding [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2340_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2340_s1 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n283_s2  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/conv_padding [1]),
	.I2(\u_npu_integration/conv_padding [0]),
	.I3(\u_npu_integration/conv_padding [2]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n283_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n283_s2 .INIT=16'h0154;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/out_x_7_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_7_s4 .INIT=16'h00A8;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s6  (
	.I0(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.I3(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s6 .INIT=16'h5455;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/shift_valid_Z_s0  (
	.I0(\u_npu_integration/ml_comp/conv/state [0]),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.I3(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/shift_valid_Z )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/shift_valid_Z_s0 .INIT=16'h0200;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/mult_valid_Z_s0  (
	.I0(\u_npu_integration/ml_comp/conv/state [0]),
	.I1(\u_npu_integration/ml_comp/conv/state [2]),
	.I2(\u_npu_integration/ml_comp/conv/state [3]),
	.I3(\u_npu_integration/ml_comp/conv/state [1]),
	.F(\u_npu_integration/ml_comp/conv/mult_valid_Z )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_valid_Z_s0 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2215_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2215_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2215_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2215_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2217_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2217_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2217_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2217_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2218_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2218_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2218_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2218_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2220_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2220_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2220_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2220_s4 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2222_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2222_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2222_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2222_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2223_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2223_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2223_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2223_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2225_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n2225_6 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2225_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2225_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2226_s3  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n2226_6 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2226_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2226_s3 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n2228_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2228_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2228_s2 .INIT=16'h0BB0;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n2229_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n2229_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2229_s2 .INIT=8'h45;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s5  (
	.I0(\u_npu_integration/conv_depthwise ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_7 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s5 .INIT=16'h4F44;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1538_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1538_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1538_s2 .INIT=16'h0155;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1539_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1479_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1539_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1539_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1540_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1480_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1540_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1540_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1541_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1481_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1541_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1541_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1542_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1482_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1542_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1542_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1543_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1483_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1543_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1543_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1544_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1484_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1544_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1544_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1545_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1485_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1545_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1545_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1546_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/main_reset ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n1486_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1546_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1546_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n576_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n576_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n576_s2 .INIT=16'h4555;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n585_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n536_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n585_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n585_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n586_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n537_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n586_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n586_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n587_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n538_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n587_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n587_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n588_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n539_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n588_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n588_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n589_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n540_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n589_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n589_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n590_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n541_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n590_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n590_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n591_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n542_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n591_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n591_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n592_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n543_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n592_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n592_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n593_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n544_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n593_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n593_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n594_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n545_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n594_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n594_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n595_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n546_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n595_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n595_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n596_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n547_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n596_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n596_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n597_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n548_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n597_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n597_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n598_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n549_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n598_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n598_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n599_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n550_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n599_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n599_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n600_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n551_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n600_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n600_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n601_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n553_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n601_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n601_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n602_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n554_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n602_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n602_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n603_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n555_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n603_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n603_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n604_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n556_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n604_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n604_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n605_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n557_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n605_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n605_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n606_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n558_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n606_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n606_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n607_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n559_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n607_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n607_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n608_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n560_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n608_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n608_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n609_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n561_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n609_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n609_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n610_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n562_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n610_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n610_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n611_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n563_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n611_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n611_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n612_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n564_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n612_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n612_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n613_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n565_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n613_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n613_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n614_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n566_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n614_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n614_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n615_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n567_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n615_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n615_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n616_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_6_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_9 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n568_1 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n616_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n616_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n107_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [15]),
	.I1(\u_npu_integration/conv_batch_out_size [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n67_2 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n107_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n107_s2 .INIT=16'h9600;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n123_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n99_7 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [15]),
	.I2(\u_npu_integration/conv_batch_in_size [15]),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/n84_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n123_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n123_s2 .INIT=16'h8228;
LUT2 \u_npu_integration/ml_comp/conv/addr_gen/n415_s4  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n415_9 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n415_8 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n415_s4 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n577_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n577_7 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n577_4 ),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n577_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n577_s2 .INIT=8'h35;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1332_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1283_2 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1332_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1332_s2 .INIT=16'h0096;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1563_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n1563_6 ),
	.I1(\u_npu_integration/conv_dim_in_offset_x_init [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1563_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1563_s1 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n1906_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1891_2 ),
	.I3(\u_npu_integration/conv_depthwise ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1906_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1906_s2 .INIT=16'h9600;
LUT4 \u_npu_integration/ml_comp/conv/addr_gen/n415_s5  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n318_2 ),
	.I3(\u_npu_integration/ml_comp/conv/addr_gen/b_6_10 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n415_9 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n415_s5 .INIT=16'h9600;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n577_s3  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x [7]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n528_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n577_7 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n577_s3 .INIT=8'h69;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1563_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [15]),
	.I2(\u_npu_integration/ml_comp/conv/addr_gen/n1516_2 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1563_6 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1563_s2 .INIT=8'h96;
LUT3 \u_npu_integration/ml_comp/conv/addr_gen/n1827_s20  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [0]),
	.I2(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1827_26 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1827_s20 .INIT=8'h80;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n415_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n415_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n416_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_6_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n416_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_6_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_6_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n417_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_5_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n417_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_5_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_5_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n418_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_4_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n418_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_4_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_4_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n419_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2330_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n419_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2328_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n420_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2334_3 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n420_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2332_3 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n421_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2338_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n421_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2336_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s1 .INIT=1'b1;
DFFC \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n422_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2342_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_2 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s0 .INIT=1'b0;
DFFP \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n422_3 ),
	.CLK(HCLK),
	.PRESET(\u_npu_integration/ml_comp/conv/addr_gen/n2340_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s1 .INIT=1'b1;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n100_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n101_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n102_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n103_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n104_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n105_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n106_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n107_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n108_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n109_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n110_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n111_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n112_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n113_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n114_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n115_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n116_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n117_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n118_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n119_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n120_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n121_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n122_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_out_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n123_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n124_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n125_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n126_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n127_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n128_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n129_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n130_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n131_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n132_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n133_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n134_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n135_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n136_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n137_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n138_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_in_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n359_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n360_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n361_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n362_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n363_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n364_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n365_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n366_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n375_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n376_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n377_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n378_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n379_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n380_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n381_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n382_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n383_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n384_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n385_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n386_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n387_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n388_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n389_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n390_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n391_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n392_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n393_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n394_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n395_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n396_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n397_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n398_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n399_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n400_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n401_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n402_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n403_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n404_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n405_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n406_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n569_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n570_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n571_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n572_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n573_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n574_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n575_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n576_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n577_6 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n578_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n579_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n580_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n581_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n582_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n583_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n584_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n585_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n586_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n587_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n588_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n589_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n590_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n591_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n592_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n593_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n594_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n595_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n596_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n597_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n598_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n599_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n600_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n601_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n602_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n603_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n604_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n605_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n606_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n607_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n608_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n609_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n610_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n611_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n612_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n613_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n614_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n615_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n616_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/out_x_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n888_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [19])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_18_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n889_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [18])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_18_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_17_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n890_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [17])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_17_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_16_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n891_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [16])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_16_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n892_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n893_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n894_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n895_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n896_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n897_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n898_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n899_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n900_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n901_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n902_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n903_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n904_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n905_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n906_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n907_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/wb_addr_19_5 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/wb_addr_Z [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/wb_addr_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1324_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1325_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1326_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1327_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1328_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1329_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1330_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1331_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1332_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1333_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1334_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1335_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1336_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1337_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1338_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1339_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1356_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1357_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1358_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1359_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1360_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1361_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1362_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1363_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1364_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1365_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1366_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1367_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1368_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1369_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1370_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1371_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1531_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1532_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1533_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1534_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1535_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1536_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1537_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1538_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1539_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1540_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1541_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1542_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1543_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1544_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1545_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1546_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1563_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1564_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1565_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1566_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1567_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1568_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1569_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1570_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1571_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1572_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1573_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1574_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1575_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1576_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1577_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1578_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_x_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1981_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1982_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1983_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1984_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1985_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1986_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1987_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1988_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1989_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1990_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1991_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1992_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1993_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1994_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1995_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1996_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1997_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1998_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1999_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2000_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2001_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2002_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2003_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2004_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2005_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2006_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/ic_9_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/ic_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2214_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2215_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2216_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2217_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2218_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2219_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2220_10 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2221_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2222_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2223_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2224_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2225_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2226_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2227_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2228_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/q_oc_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2229_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/q_oc_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/q_oc_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/b_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n99_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/b_6_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/b [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/b_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/state_3_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1813_26 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1814_26 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/state [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/state_3_s2 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/state_2_s8  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1814_28 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1814_26 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/state [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/state_2_s8 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/state_1_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1816_25 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1814_26 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/state [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/state_1_s2 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/state_0_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1818_25 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1814_26 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/state [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/state_0_s2 .INIT=1'b0;
DFFPE \u_npu_integration/ml_comp/conv/addr_gen/main_reset_s1  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1811_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1811_9 ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/main_reset )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/main_reset_s1 .INIT=1'b1;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/image_en_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1827_21 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1827_19 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/image_en )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/image_en_s2 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/byte_cnt_1_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1821_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1827_19 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/byte_cnt_1_s2 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/addr_gen/byte_cnt_0_s2  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n1824_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n1827_19 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/byte_cnt [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/byte_cnt_0_s2 .INIT=1'b0;
DLNCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s6  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2310_5 ),
	.G(HRESETn),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2312_5 ),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n281_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_7_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_7_s6 .INIT=1'b0;
DLNCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s6  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2328_5 ),
	.G(HRESETn),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2330_5 ),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n282_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_3_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_3_s6 .INIT=1'b0;
DLNCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s6  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2332_3 ),
	.G(HRESETn),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2334_3 ),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n283_7 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_2_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_2_s6 .INIT=1'b0;
DLNCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s6  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2336_5 ),
	.G(HRESETn),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2338_5 ),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n284_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_1_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_1_s6 .INIT=1'b0;
DLNCE \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s6  (
	.D(\u_npu_integration/ml_comp/conv/addr_gen/n2340_5 ),
	.G(HRESETn),
	.CLEAR(\u_npu_integration/ml_comp/conv/addr_gen/n2342_5 ),
	.CE(\u_npu_integration/ml_comp/conv/addr_gen/n285_5 ),
	.Q(\u_npu_integration/ml_comp/conv/addr_gen/in_y_0_11 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/in_y_0_s6 .INIT=1'b0;
MULT18X18 \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1  (
	.ASIGN(GND),
	.BSIGN(GND),
	.CE(\u_npu_integration/n5588_3 ),
	.CLK(HCLK),
	.RESET(\u_npu_integration/n673_6 ),
	.ASEL(GND),
	.BSEL(GND),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, HWDATAS[7:0]}),
	.B({GND, GND, GND, GND, GND, GND, GND, \u_npu_integration/ml_comp/conv/addr_gen/n1941_10 , \u_npu_integration/ml_comp/conv/addr_gen/n1941_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1942_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1943_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1944_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1945_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1946_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1947_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1948_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1949_8 , \u_npu_integration/ml_comp/conv/addr_gen/n1950_10 }),
	.SOA({\u_npu_integration/ml_comp/conv/addr_gen/SOA [17:0]}),
	.SOB({\u_npu_integration/ml_comp/conv/addr_gen/SOB [17:0]}),
	.DOUT({\u_npu_integration/ml_comp/conv/addr_gen/DOUT [35:16], \u_npu_integration/ml_comp/conv/addr_gen/n1965_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1966_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1967_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1968_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1969_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1970_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1971_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1972_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1973_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1974_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1975_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1976_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1977_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1978_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1979_2 , \u_npu_integration/ml_comp/conv/addr_gen/n1980_2 })
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .AREG=1'b1;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .BREG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .SOA_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .OUT_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .PIPE_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .ASIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .BSIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/addr_gen/mult_1403_s1 .MULT_RESET_MODE="ASYNC";
ALU \u_npu_integration/ml_comp/conv/addr_gen/n81_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [0]),
	.I1(\u_npu_integration/conv_batch_out_size [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n81_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n81_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n81_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n80_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [1]),
	.I1(\u_npu_integration/conv_batch_out_size [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n81_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n80_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n80_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n80_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n79_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [2]),
	.I1(\u_npu_integration/conv_batch_out_size [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n80_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n79_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n79_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n79_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n78_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [3]),
	.I1(\u_npu_integration/conv_batch_out_size [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n79_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n78_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n78_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n78_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n77_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [4]),
	.I1(\u_npu_integration/conv_batch_out_size [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n78_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n77_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n77_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n77_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n76_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [5]),
	.I1(\u_npu_integration/conv_batch_out_size [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n77_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n76_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n76_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n76_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n75_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [6]),
	.I1(\u_npu_integration/conv_batch_out_size [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n76_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n75_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n75_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n75_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n74_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [7]),
	.I1(\u_npu_integration/conv_batch_out_size [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n75_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n74_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n74_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n74_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n73_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [8]),
	.I1(\u_npu_integration/conv_batch_out_size [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n74_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n73_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n73_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n73_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n72_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [9]),
	.I1(\u_npu_integration/conv_batch_out_size [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n73_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n72_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n72_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n72_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n71_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [10]),
	.I1(\u_npu_integration/conv_batch_out_size [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n72_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n71_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n71_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n71_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n70_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [11]),
	.I1(\u_npu_integration/conv_batch_out_size [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n71_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n70_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n70_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n70_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n69_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [12]),
	.I1(\u_npu_integration/conv_batch_out_size [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n70_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n69_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n69_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n69_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n68_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [13]),
	.I1(\u_npu_integration/conv_batch_out_size [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n69_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n68_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n68_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n68_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n67_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [14]),
	.I1(\u_npu_integration/conv_batch_out_size [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n68_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n67_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n67_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n67_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n98_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [0]),
	.I1(\u_npu_integration/conv_batch_in_size [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n98_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n98_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n98_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n97_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [1]),
	.I1(\u_npu_integration/conv_batch_in_size [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n98_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n97_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n97_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n97_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n96_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [2]),
	.I1(\u_npu_integration/conv_batch_in_size [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n97_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n96_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n96_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n96_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n95_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [3]),
	.I1(\u_npu_integration/conv_batch_in_size [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n96_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n95_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n95_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n95_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n94_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [4]),
	.I1(\u_npu_integration/conv_batch_in_size [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n95_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n94_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n94_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n94_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n93_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [5]),
	.I1(\u_npu_integration/conv_batch_in_size [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n94_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n93_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n93_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n93_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n92_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [6]),
	.I1(\u_npu_integration/conv_batch_in_size [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n93_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n92_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n92_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n92_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n91_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [7]),
	.I1(\u_npu_integration/conv_batch_in_size [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n92_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n91_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n91_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n91_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n90_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [8]),
	.I1(\u_npu_integration/conv_batch_in_size [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n91_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n90_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n90_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n90_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n89_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [9]),
	.I1(\u_npu_integration/conv_batch_in_size [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n90_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n89_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n89_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n89_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n88_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [10]),
	.I1(\u_npu_integration/conv_batch_in_size [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n89_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n88_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n88_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n88_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n87_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [11]),
	.I1(\u_npu_integration/conv_batch_in_size [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n88_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n87_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n87_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n87_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n86_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [12]),
	.I1(\u_npu_integration/conv_batch_in_size [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n87_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n86_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n86_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n86_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n85_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [13]),
	.I1(\u_npu_integration/conv_batch_in_size [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n86_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n85_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n85_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n85_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n84_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [14]),
	.I1(\u_npu_integration/conv_batch_in_size [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n85_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n84_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n84_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n84_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n324_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [0]),
	.I1(\u_npu_integration/conv_stride [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n324_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n324_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n324_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n323_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [1]),
	.I1(\u_npu_integration/conv_stride [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n324_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n323_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n323_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n323_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n322_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [2]),
	.I1(\u_npu_integration/conv_stride [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n323_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n322_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n322_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n322_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n321_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [3]),
	.I1(\u_npu_integration/conv_stride [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n322_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n321_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n321_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n321_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n320_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n321_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n320_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n320_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n320_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n319_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n320_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n319_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n319_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n319_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n318_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n319_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n318_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n318_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n318_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n341_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [0]),
	.I1(\u_npu_integration/conv_dim_out_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n341_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n341_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n341_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n340_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [1]),
	.I1(\u_npu_integration/conv_dim_out_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n341_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n340_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n340_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n340_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n339_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [2]),
	.I1(\u_npu_integration/conv_dim_out_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n340_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n339_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n339_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n339_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n338_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [3]),
	.I1(\u_npu_integration/conv_dim_out_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n339_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n338_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n338_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n338_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n337_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [4]),
	.I1(\u_npu_integration/conv_dim_out_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n338_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n337_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n337_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n337_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n336_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [5]),
	.I1(\u_npu_integration/conv_dim_out_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n337_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n336_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n336_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n336_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n335_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [6]),
	.I1(\u_npu_integration/conv_dim_out_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n336_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n335_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n335_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n335_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n334_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [7]),
	.I1(\u_npu_integration/conv_dim_out_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n335_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n334_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n334_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n334_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n333_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [8]),
	.I1(\u_npu_integration/conv_dim_out_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n334_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n333_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n333_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n333_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n332_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [9]),
	.I1(\u_npu_integration/conv_dim_out_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n333_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n332_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n332_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n332_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n331_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [10]),
	.I1(\u_npu_integration/conv_dim_out_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n332_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n331_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n331_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n331_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n330_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [11]),
	.I1(\u_npu_integration/conv_dim_out_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n331_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n330_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n330_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n330_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n329_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [12]),
	.I1(\u_npu_integration/conv_dim_out_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n330_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n329_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n329_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n329_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n328_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [13]),
	.I1(\u_npu_integration/conv_dim_out_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n329_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n328_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n328_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n328_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n327_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [14]),
	.I1(\u_npu_integration/conv_dim_out_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n328_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n327_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n327_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n327_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n326_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [15]),
	.I1(\u_npu_integration/conv_dim_out_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n327_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n326_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n326_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n326_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n358_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [0]),
	.I1(\u_npu_integration/conv_k2 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n358_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n358_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n358_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n357_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [1]),
	.I1(\u_npu_integration/conv_k2 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n358_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n357_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n357_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n357_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n356_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [2]),
	.I1(\u_npu_integration/conv_k2 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n357_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n356_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n356_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n356_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n355_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [3]),
	.I1(\u_npu_integration/conv_k2 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n356_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n355_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n355_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n355_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n354_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [4]),
	.I1(\u_npu_integration/conv_k2 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n355_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n354_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n354_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n354_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n353_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [5]),
	.I1(\u_npu_integration/conv_k2 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n354_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n353_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n353_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n353_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n352_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [6]),
	.I1(\u_npu_integration/conv_k2 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n353_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n352_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n352_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n352_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n351_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [7]),
	.I1(\u_npu_integration/conv_k2 [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n352_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n351_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n351_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n351_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n350_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [8]),
	.I1(\u_npu_integration/conv_k2 [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n351_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n350_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n350_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n350_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n349_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [9]),
	.I1(\u_npu_integration/conv_k2 [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n350_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n349_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n349_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n349_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n348_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [10]),
	.I1(\u_npu_integration/conv_k2 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n349_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n348_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n348_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n348_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n347_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [11]),
	.I1(\u_npu_integration/conv_k2 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n348_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n347_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n347_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n347_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n346_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [12]),
	.I1(\u_npu_integration/conv_k2 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n347_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n346_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n346_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n346_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n345_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [13]),
	.I1(\u_npu_integration/conv_k2 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n346_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n345_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n345_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n345_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n344_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [14]),
	.I1(\u_npu_integration/conv_k2 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n345_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n344_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n344_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n344_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n343_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [15]),
	.I1(\u_npu_integration/conv_k2 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n344_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n343_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n343_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n343_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n534_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [0]),
	.I1(\u_npu_integration/conv_stride [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n534_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n534_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n534_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n533_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [1]),
	.I1(\u_npu_integration/conv_stride [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n534_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n533_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n533_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n533_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n532_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [2]),
	.I1(\u_npu_integration/conv_stride [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n533_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n532_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n532_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n532_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n531_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [3]),
	.I1(\u_npu_integration/conv_stride [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n532_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n531_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n531_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n531_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n530_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n531_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n530_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n530_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n530_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n529_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n530_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n529_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n529_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n529_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n528_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n529_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n528_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n528_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n528_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n551_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [0]),
	.I1(\u_npu_integration/conv_ch_im_out [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n551_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n551_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n551_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n550_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [1]),
	.I1(\u_npu_integration/conv_ch_im_out [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n551_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n550_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n550_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n550_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n549_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [2]),
	.I1(\u_npu_integration/conv_ch_im_out [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n550_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n549_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n549_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n549_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n548_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [3]),
	.I1(\u_npu_integration/conv_ch_im_out [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n549_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n548_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n548_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n548_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n547_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [4]),
	.I1(\u_npu_integration/conv_ch_im_out [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n548_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n547_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n547_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n547_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n546_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [5]),
	.I1(\u_npu_integration/conv_ch_im_out [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n547_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n546_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n546_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n546_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n545_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [6]),
	.I1(\u_npu_integration/conv_ch_im_out [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n546_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n545_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n545_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n545_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n544_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [7]),
	.I1(\u_npu_integration/conv_ch_im_out [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n545_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n544_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n544_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n544_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n543_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [8]),
	.I1(\u_npu_integration/conv_ch_im_out [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n544_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n543_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n543_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n543_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n542_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [9]),
	.I1(\u_npu_integration/conv_ch_im_out [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n543_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n542_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n542_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n542_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n541_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n542_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n541_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n541_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n541_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n540_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n541_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n540_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n540_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n540_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n539_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n540_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n539_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n539_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n539_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n538_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n539_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n538_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n538_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n538_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n537_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n538_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n537_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n537_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n537_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n536_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n537_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n536_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n536_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n536_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n568_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [0]),
	.I1(\u_npu_integration/conv_k1 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n568_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n568_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n568_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n567_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [1]),
	.I1(\u_npu_integration/conv_k1 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n568_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n567_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n567_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n567_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n566_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [2]),
	.I1(\u_npu_integration/conv_k1 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n567_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n566_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n566_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n566_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n565_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [3]),
	.I1(\u_npu_integration/conv_k1 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n566_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n565_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n565_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n565_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n564_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [4]),
	.I1(\u_npu_integration/conv_k1 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n565_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n564_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n564_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n564_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n563_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [5]),
	.I1(\u_npu_integration/conv_k1 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n564_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n563_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n563_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n563_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n562_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [6]),
	.I1(\u_npu_integration/conv_k1 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n563_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n562_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n562_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n562_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n561_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [7]),
	.I1(\u_npu_integration/conv_k1 [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n562_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n561_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n561_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n561_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n560_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [8]),
	.I1(\u_npu_integration/conv_k1 [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n561_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n560_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n560_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n560_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n559_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [9]),
	.I1(\u_npu_integration/conv_k1 [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n560_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n559_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n559_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n559_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n558_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [10]),
	.I1(\u_npu_integration/conv_k1 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n559_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n558_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n558_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n558_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n557_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [11]),
	.I1(\u_npu_integration/conv_k1 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n558_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n557_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n557_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n557_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n556_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [12]),
	.I1(\u_npu_integration/conv_k1 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n557_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n556_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n556_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n556_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n555_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [13]),
	.I1(\u_npu_integration/conv_k1 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n556_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n555_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n555_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n555_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n554_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [14]),
	.I1(\u_npu_integration/conv_k1 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n555_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n554_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n554_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n554_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n553_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [15]),
	.I1(\u_npu_integration/conv_k1 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n554_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n553_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n553_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n553_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_0_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_0_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_1_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_0_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_1_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_2_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_1_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_2_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_3_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_2_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_3_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_4_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_3_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_4_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_5_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_4_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_5_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_6_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_5_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_6_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_7_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_6_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_7_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_y_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_0_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_0_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_1_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_0_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_1_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_2_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_1_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_2_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_3_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_2_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_3_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_4_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_3_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_4_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_5_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_4_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_5_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_6_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_5_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_6_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_7_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_6_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_7_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/actual_in_x_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n795_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n795_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n795_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n795_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n794_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n795_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n794_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n794_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n794_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n793_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n794_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n793_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n793_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n793_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n792_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n793_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n792_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n792_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n792_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n791_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n792_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n791_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n791_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n791_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n790_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n791_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n790_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n790_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n790_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n789_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n790_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n789_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n789_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n789_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n788_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n789_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n788_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n788_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n788_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n787_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n788_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n787_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n787_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n787_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n786_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n787_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n786_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n786_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n786_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n785_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n786_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n785_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n785_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n785_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n784_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n785_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n784_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n784_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n784_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n783_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n784_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n783_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n783_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n783_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n782_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n783_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n782_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n782_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n782_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n781_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n782_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n781_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n781_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n781_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n780_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_out_offset [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n781_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n780_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n780_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n780_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n795_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n795_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n795_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n795_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n794_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n795_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n794_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n794_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n794_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n793_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n794_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n793_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n793_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n793_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n792_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n793_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n792_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n792_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n792_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n791_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n792_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n791_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n791_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n791_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n790_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n791_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n790_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n790_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n790_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n789_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n790_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n789_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n789_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n789_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n788_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n789_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n788_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n788_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n788_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n787_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n788_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n787_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n787_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n787_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n786_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n787_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n786_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n786_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n786_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n785_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n786_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n785_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n785_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n785_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n784_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n785_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n784_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n784_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n784_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n783_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n784_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n783_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n783_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n783_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n782_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n783_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n782_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n782_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n782_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n781_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n782_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n781_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n781_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n781_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n780_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/oc [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n781_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n780_1_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n780_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n780_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n795_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n795_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n795_3 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n795_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n795_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n795_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n794_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n794_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n794_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n795_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n794_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n794_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n794_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n793_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n793_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n793_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n794_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n793_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n793_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n793_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n792_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n792_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n792_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n793_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n792_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n792_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n792_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n791_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n791_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n791_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n792_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n791_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n791_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n791_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n790_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n790_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n790_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n791_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n790_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n790_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n790_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n789_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n789_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n789_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n790_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n789_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n789_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n789_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n788_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n788_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n788_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n789_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n788_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n788_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n788_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n787_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n787_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n787_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n788_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n787_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n787_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n787_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n786_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n786_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n786_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n787_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n786_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n786_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n786_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n785_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n785_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n785_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n786_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n785_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n785_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n785_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n784_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n784_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n784_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n785_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n784_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n784_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n784_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n783_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n783_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n783_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n784_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n783_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n783_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n783_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n782_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n782_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n782_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n783_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n782_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n782_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n782_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n781_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n781_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n781_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n782_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n781_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/n781_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n781_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n780_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n780_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n780_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n781_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n780_2_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/n780_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n780_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1289_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [0]),
	.I1(\u_npu_integration/conv_dilation [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1289_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1289_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1289_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1288_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [1]),
	.I1(\u_npu_integration/conv_dilation [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1289_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1288_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1288_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1288_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1287_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [2]),
	.I1(\u_npu_integration/conv_dilation [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1288_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1287_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1287_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1287_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1286_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [3]),
	.I1(\u_npu_integration/conv_dilation [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1287_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1286_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1286_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1286_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1285_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1286_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1285_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1285_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1285_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1284_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1285_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1284_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1284_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1284_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1283_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_y_dilated [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1284_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1283_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1283_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1283_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1323_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [0]),
	.I1(\u_npu_integration/conv_dim_in_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1323_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1323_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1323_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1322_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [1]),
	.I1(\u_npu_integration/conv_dim_in_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1323_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1322_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1322_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1322_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1321_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [2]),
	.I1(\u_npu_integration/conv_dim_in_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1322_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1321_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1321_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1321_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1320_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [3]),
	.I1(\u_npu_integration/conv_dim_in_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1321_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1320_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1320_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1320_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1319_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [4]),
	.I1(\u_npu_integration/conv_dim_in_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1320_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1319_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1319_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1319_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1318_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [5]),
	.I1(\u_npu_integration/conv_dim_in_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1319_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1318_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1318_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1318_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1317_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [6]),
	.I1(\u_npu_integration/conv_dim_in_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1318_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1317_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1317_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1317_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1316_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [7]),
	.I1(\u_npu_integration/conv_dim_in_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1317_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1316_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1316_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1316_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1315_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [8]),
	.I1(\u_npu_integration/conv_dim_in_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1316_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1315_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1315_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1315_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1314_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [9]),
	.I1(\u_npu_integration/conv_dim_in_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1315_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1314_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1314_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1314_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1313_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [10]),
	.I1(\u_npu_integration/conv_dim_in_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1314_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1313_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1313_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1313_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1312_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [11]),
	.I1(\u_npu_integration/conv_dim_in_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1313_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1312_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1312_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1312_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1311_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [12]),
	.I1(\u_npu_integration/conv_dim_in_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1312_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1311_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1311_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1311_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1310_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [13]),
	.I1(\u_npu_integration/conv_dim_in_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1311_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1310_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1310_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1310_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1309_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [14]),
	.I1(\u_npu_integration/conv_dim_in_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1310_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1309_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1309_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1309_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1308_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [15]),
	.I1(\u_npu_integration/conv_dim_in_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1309_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1308_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1308_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1308_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1486_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [0]),
	.I1(\u_npu_integration/conv_dilation [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1486_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1486_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1486_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1485_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [1]),
	.I1(\u_npu_integration/conv_dilation [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1486_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1485_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1485_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1485_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1484_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [2]),
	.I1(\u_npu_integration/conv_dilation [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1485_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1484_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1484_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1484_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1483_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [3]),
	.I1(\u_npu_integration/conv_dilation [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1484_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1483_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1483_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1483_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1482_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1483_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1482_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1482_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1482_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1481_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1482_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1481_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1481_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1481_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1480_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1481_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1480_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1480_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1480_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1479_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/filter_x_dilated [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1480_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1479_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1479_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1479_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1530_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [0]),
	.I1(\u_npu_integration/conv_ch_im_in [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1530_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1530_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1530_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1529_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [1]),
	.I1(\u_npu_integration/conv_ch_im_in [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1530_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1529_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1529_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1529_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1528_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [2]),
	.I1(\u_npu_integration/conv_ch_im_in [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1529_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1528_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1528_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1528_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1527_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [3]),
	.I1(\u_npu_integration/conv_ch_im_in [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1528_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1527_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1527_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1527_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1526_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [4]),
	.I1(\u_npu_integration/conv_ch_im_in [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1527_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1526_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1526_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1526_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1525_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [5]),
	.I1(\u_npu_integration/conv_ch_im_in [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1526_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1525_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1525_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1525_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1524_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [6]),
	.I1(\u_npu_integration/conv_ch_im_in [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1525_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1524_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1524_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1524_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1523_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [7]),
	.I1(\u_npu_integration/conv_ch_im_in [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1524_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1523_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1523_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1523_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1522_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [8]),
	.I1(\u_npu_integration/conv_ch_im_in [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1523_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1522_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1522_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1522_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1521_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [9]),
	.I1(\u_npu_integration/conv_ch_im_in [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1522_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1521_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1521_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1521_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1520_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1521_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1520_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1520_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1520_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1519_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1520_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1519_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1519_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1519_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1518_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1519_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1518_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1518_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1518_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1517_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1518_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1517_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1517_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1517_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1516_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1517_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1516_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1516_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1516_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1905_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1905_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1905_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1905_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1904_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1905_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1904_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1904_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1904_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1903_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1904_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1903_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1903_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1903_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1902_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1903_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1902_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1902_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1902_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1901_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1902_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1901_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1901_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1901_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1900_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1901_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1900_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1900_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1900_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1899_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1900_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1899_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1899_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1899_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1898_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1899_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1898_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1898_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1898_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1897_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1898_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1897_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1897_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1897_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1896_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1897_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1896_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1896_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1896_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1895_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1896_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1895_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1895_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1895_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1894_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1895_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1894_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1894_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1894_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1893_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1894_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1893_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1893_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1893_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1892_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1893_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1892_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1892_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1892_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n1891_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/in_x_offset [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/in_y_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n1892_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n1891_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n1891_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1891_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/b_in_offset [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_y_offset_1 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s0  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s0  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/out_x_offset_1 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_1_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_3 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_3 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_6 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s1  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_1 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_6 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_2_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_5 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1921_5 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_8 ),
	.SUM(\u_npu_integration/conv_layer_in_addr [0])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1920_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_0_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_8 ),
	.SUM(\u_npu_integration/conv_layer_in_addr [1])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1919_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_1_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [2])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1918_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_2_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [3])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1917_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_3_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [4])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1916_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_4_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [5])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1915_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_5_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [6])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1914_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_6_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [7])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1913_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_7_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [8])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1912_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_8_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [9])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1911_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_9_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [10])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1910_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_10_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [11])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1909_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_11_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [12])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1908_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_12_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [13])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1907_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_13_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_8 ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [14])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s2  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_5 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/n1906_7 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_14_8 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_3_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv_layer_in_addr_0 [15])
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/conv_layer_in_addr_15_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2075_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [0]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2075_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2075_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2075_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2074_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [1]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2075_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2074_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2074_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2074_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2073_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2074_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2073_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2073_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2073_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2072_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2073_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2072_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2072_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2072_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2071_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2072_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2071_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2071_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2071_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2070_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2071_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2070_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2070_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2070_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2069_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2070_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2069_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2069_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2069_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2068_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2069_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2068_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2068_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2068_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2067_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [8]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2068_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2067_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2067_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2067_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2066_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [9]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2067_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2066_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2066_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2066_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2065_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [10]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2066_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2065_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2065_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2065_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2064_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [11]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2065_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2064_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2064_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2064_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2063_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [12]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2064_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2063_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2063_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2063_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2062_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [13]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2063_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2062_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2062_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2062_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2061_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [14]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2062_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2061_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2061_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2061_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n2060_s  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/q_oc [15]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/ic_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n2061_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n2060_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n2060_1 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n2060_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n732_36 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [1]),
	.I3(GND),
	.CIN(\u_npu_integration/conv_dim_im_in_x [1]),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_22 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_18_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s17 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s18  (
	.I0(\u_npu_integration/conv_dim_im_in_x [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_22 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_24 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_19_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s18 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s19  (
	.I0(\u_npu_integration/conv_dim_im_in_x [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_24 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_26 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_20_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s19 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s20  (
	.I0(\u_npu_integration/conv_dim_im_in_x [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_26 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_28 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_21_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s20 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s21  (
	.I0(\u_npu_integration/conv_dim_im_in_x [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_28 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_30 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_22_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s21 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s22  (
	.I0(\u_npu_integration/conv_dim_im_in_x [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_30 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_32 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_23_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s22 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n732_s23  (
	.I0(\u_npu_integration/conv_dim_im_in_x [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_x [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n732_32 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n732_34 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n732_24_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n732_s23 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s17  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/n735_36 ),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [1]),
	.I3(GND),
	.CIN(\u_npu_integration/conv_dim_im_in_y [1]),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_22 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_18_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s17 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s18  (
	.I0(\u_npu_integration/conv_dim_im_in_y [2]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_22 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_24 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_19_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s18 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s19  (
	.I0(\u_npu_integration/conv_dim_im_in_y [3]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_24 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_26 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_20_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s19 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s20  (
	.I0(\u_npu_integration/conv_dim_im_in_y [4]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_26 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_28 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_21_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s20 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s21  (
	.I0(\u_npu_integration/conv_dim_im_in_y [5]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_28 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_30 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_22_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s21 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s22  (
	.I0(\u_npu_integration/conv_dim_im_in_y [6]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_30 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_32 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_23_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s22 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/addr_gen/n735_s23  (
	.I0(\u_npu_integration/conv_dim_im_in_y [7]),
	.I1(\u_npu_integration/ml_comp/conv/addr_gen/actual_in_y [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/addr_gen/n735_32 ),
	.COUT(\u_npu_integration/ml_comp/conv/addr_gen/n735_34 ),
	.SUM(\u_npu_integration/ml_comp/conv/addr_gen/n735_24_SUM )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n735_s23 .ALU_MODE=1;
LUT1 \u_npu_integration/ml_comp/conv/addr_gen/n1950_s5  (
	.I0(\u_npu_integration/ml_comp/conv/addr_gen/ic [0]),
	.F(\u_npu_integration/ml_comp/conv/addr_gen/n1950_10 )
);
defparam \u_npu_integration/ml_comp/conv/addr_gen/n1950_s5 .INIT=2'h1;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s0  (
	.I0(\u_npu_integration/ml_comp/conv/mult_valid_Z ),
	.I1(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s0 .INIT=4'h8;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/shift_ready_s0  (
	.I0(\u_npu_integration/ml_comp/conv/shift_valid_Z ),
	.I1(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_ready_s0 .INIT=4'h8;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1173_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1173_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1173_5 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [62]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1173_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1173_s0 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1174_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [60]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [59]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1173_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [61]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1174_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1174_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1175_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [59]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1173_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [60]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1175_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1175_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1176_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [59]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1173_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1176_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1176_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1178_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [56]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1178_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1177_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [57]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1178_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1178_s0 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1181_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [53]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1177_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [54]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1181_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1181_s0 .INIT=16'h7F80;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1184_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1184_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1184_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1185_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [49]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1185_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [50]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1185_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1185_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1186_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1185_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [49]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1186_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1186_s0 .INIT=8'h78;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1187_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [47]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [46]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [48]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1187_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1187_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1188_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [46]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [47]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1188_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1188_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1189_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [46]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1189_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1189_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1190_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [44]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [43]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1190_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [45]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1190_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1190_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1191_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [43]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1190_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [44]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1191_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1191_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1192_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [43]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1190_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1192_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1192_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1193_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [41]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [40]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1193_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [42]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1193_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1193_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1194_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [40]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1193_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [41]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1194_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1194_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1195_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [40]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1193_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1195_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1195_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1196_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [38]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [37]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1196_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [39]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1196_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1196_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1197_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [37]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1196_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [38]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1197_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1197_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1198_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [37]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1196_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1198_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1198_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1199_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [35]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [34]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1199_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [36]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1199_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1199_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1200_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [34]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1199_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [35]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1200_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1200_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1201_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [34]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1199_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1201_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1201_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1202_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [63]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [32]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [31]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [33]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1202_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1202_s0 .INIT=16'h7F80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1203_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [63]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [32]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1203_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1203_s0 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1204_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [63]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1204_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1204_s0 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1243_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1243_4 ),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I2(\u_npu_integration/conv_activation_max [7]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1243_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1243_s0 .INIT=16'h88E0;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s0  (
	.I0(\u_npu_integration/conv_activation_min [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1244_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1245_s0  (
	.I0(\u_npu_integration/conv_activation_min [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1245_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1245_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1245_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1246_s0  (
	.I0(\u_npu_integration/conv_activation_min [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1246_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1246_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1246_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1247_s0  (
	.I0(\u_npu_integration/conv_activation_min [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1247_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1247_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1247_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1248_s0  (
	.I0(\u_npu_integration/conv_activation_min [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1248_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1248_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1248_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1249_s0  (
	.I0(\u_npu_integration/conv_activation_min [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1249_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1249_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1249_s0 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1250_s0  (
	.I0(\u_npu_integration/conv_activation_min [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1250_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1250_3 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1250_s0 .INIT=8'hA3;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_26 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_36 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s1 .INIT=16'h11F0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n138_34 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s1 .INIT=16'h11F0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_25 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s1 .INIT=16'h053C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_27 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s1 .INIT=16'h053C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n141_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_7 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s1 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n142_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n142_7 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s1 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n143_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n143_7 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s1 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n144_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n144_13 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n144_7 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n144_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n144_s1 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n619_s7  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n582_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n619_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n619_s7 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n620_s6  (
	.I0(\u_npu_integration/coef_data [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n583_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n620_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n620_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n621_s6  (
	.I0(\u_npu_integration/coef_data [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n584_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n621_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n621_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n622_s6  (
	.I0(\u_npu_integration/coef_data [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n585_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n622_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n622_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n623_s6  (
	.I0(\u_npu_integration/coef_data [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n586_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n623_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n623_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n624_s6  (
	.I0(\u_npu_integration/coef_data [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n587_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n624_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n624_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n625_s6  (
	.I0(\u_npu_integration/coef_data [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n588_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n625_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n625_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n626_s6  (
	.I0(\u_npu_integration/coef_data [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n589_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n626_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n626_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n627_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n590_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n627_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n627_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n628_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n591_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n628_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n628_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n629_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [29]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n592_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n629_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n629_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n630_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n593_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n630_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n630_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n631_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n594_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n631_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n631_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n632_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [26]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n595_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n632_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n632_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n633_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [25]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n596_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n633_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n633_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n634_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n597_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n634_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n634_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n635_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n598_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n635_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n635_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n636_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n599_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n636_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n636_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n637_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [21]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n600_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n637_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n637_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n638_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n601_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n638_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n638_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n639_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [19]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n602_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n639_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n639_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n640_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [18]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n603_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n640_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n640_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n641_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [17]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n604_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n641_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n641_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n642_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n605_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n642_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n642_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n643_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [15]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n606_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n643_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n643_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n644_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [14]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n607_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n644_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n644_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n645_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [13]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n608_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n645_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n645_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n646_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [12]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n609_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n646_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n646_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n647_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n610_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n647_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n647_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n648_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n611_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n648_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n648_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n649_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n612_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n649_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n649_s6 .INIT=16'hF888;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n650_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n613_1 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n650_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n650_s6 .INIT=16'hF888;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s3 .INIT=4'h6;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1216_8 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s3 .INIT=16'h10EF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1213_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s3 .INIT=16'h40BF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1212_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s3 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1211_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1211_13 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1211_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1211_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1211_s3 .INIT=16'h807F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1210_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1210_13 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1210_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1210_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1210_s3 .INIT=16'h807F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1209_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1211_13 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1209_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s3 .INIT=16'h807F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1208_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1208_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1208_7 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1208_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1208_s2 .INIT=16'h807F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s35  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_41 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_42 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_43 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [63]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s35 .INIT=16'h007F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1173_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [58]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1177_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1173_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1173_s1 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1173_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [61]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [60]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [59]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1173_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1173_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1177_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [57]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [56]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1178_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1177_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1177_s1 .INIT=8'h80;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1177_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1177_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1177_s2 .INIT=4'h8;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1180_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [54]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [53]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1180_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1180_s1 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1184_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [50]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [49]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1185_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1184_s1 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1185_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [48]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [47]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [46]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1185_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1185_s1 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1185_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [45]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [44]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [43]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1190_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1185_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1185_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1190_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [42]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [41]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [40]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1193_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1190_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1190_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1193_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [39]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [38]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [37]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1196_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1193_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1193_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1196_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [36]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [35]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [34]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1199_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1196_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1196_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1199_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [63]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [33]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [32]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1199_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1199_s1 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1243_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1233_48 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1243_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1243_s1 .INIT=8'hBC;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [6]),
	.I1(\u_npu_integration/conv_activation_max [6]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s2  (
	.I0(\u_npu_integration/conv_activation_min [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1233_48 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s2 .INIT=8'h4D;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1245_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [5]),
	.I1(\u_npu_integration/conv_activation_max [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1245_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1245_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1246_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [4]),
	.I1(\u_npu_integration/conv_activation_max [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1246_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1246_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1247_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [3]),
	.I1(\u_npu_integration/conv_activation_max [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1247_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1247_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1248_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [2]),
	.I1(\u_npu_integration/conv_activation_max [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1248_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1248_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1249_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [1]),
	.I1(\u_npu_integration/conv_activation_max [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1249_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1249_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1250_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [0]),
	.I1(\u_npu_integration/conv_activation_max [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1250_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1250_s1 .INIT=8'h35;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n137_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s2 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n137_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s5 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n141_13 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s3 .INIT=16'h77F0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n142_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s3 .INIT=16'hBBF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n143_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s3 .INIT=16'h77F0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n144_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n144_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n144_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n144_s3 .INIT=16'h77F0;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n619_s8  (
	.I0(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.I1(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n619_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n619_s8 .INIT=8'h70;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n619_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [1]),
	.I1(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I2(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n619_s9 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s4 .INIT=16'h000B;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_17 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s5 .INIT=16'h4F00;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s4 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s5 .INIT=16'hF100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_10 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1217_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s4 .INIT=16'h0B00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_10 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1216_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s4 .INIT=16'h0007;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_8 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s4 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s5 .INIT=16'h000B;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s4 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_29 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s5 .INIT=16'h1F00;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1213_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s4 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1212_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s5 .INIT=16'h000D;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1211_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1211_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1211_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1211_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1211_s5 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1210_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1210_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1210_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1210_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1210_s5 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1209_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s4 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1209_11 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1209_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1209_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s5 .INIT=16'h000D;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1208_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1209_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1212_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1209_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1208_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1208_s3 .INIT=16'h4000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1208_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1208_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1208_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1208_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1208_s4 .INIT=16'h0007;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n133_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n141_15 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n133_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n133_s9 .INIT=16'hDDF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n134_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n142_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n134_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n134_s10 .INIT=16'hEEF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n135_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n143_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n135_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n135_s8 .INIT=16'hBBF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n136_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n144_13 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n137_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n136_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n136_s3 .INIT=16'hBBF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s36  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_44 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_45 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_46 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_47 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_41 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s36 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s37  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_48 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_49 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_50 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_51 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_42 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s37 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s38  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [48]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_52 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_53 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_54 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_43 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s38 .INIT=16'h4000;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s0 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_s1 .INIT=16'hF100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s0 .INIT=16'h0A0C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_7 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s0 .INIT=16'hBBF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s0 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s2  (
	.I0(\u_npu_integration/ml_comp/conv/coef_layer_in_ready_fl ),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/coef_ready_Z_3 ),
	.I3(\u_npu_integration/nstate_4_48 ),
	.F(\u_npu_integration/ml_comp/conv/mult_ready_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s2 .INIT=16'h4000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1244_7 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1244_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1244_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s3 .INIT=16'h0CF5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [8]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n139_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s5 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [6]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n141_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s4 .INIT=16'h5F30;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n141_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s5 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n143_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s4 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s6 .INIT=16'h4F00;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s7 .INIT=8'h3A;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s8 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_23 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s9 .INIT=16'h3500;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_24 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_25 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_26 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_27 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s10 .INIT=16'hB000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_28 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_29 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_26 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_30 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s11 .INIT=16'h001F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_31 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_32 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_33 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s12 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_33 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_34 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_35 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s13 .INIT=16'hEF00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s6 .INIT=16'h3500;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s7 .INIT=16'h0C05;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s8 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_20 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s9 .INIT=16'h00FB;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_13 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_14 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s5 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s6 .INIT=16'h4100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s7 .INIT=16'h0503;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1217_17 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s8 .INIT=16'h00FB;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1217_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s5 .INIT=16'h0007;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_18 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_13 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s6 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s7 .INIT=16'hC500;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_13 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_14 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s6 .INIT=16'h0D00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s7 .INIT=16'h4B00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s8 .INIT=16'h0130;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s6 .INIT=16'h3500;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s7 .INIT=16'h0CFA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_20 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s9 .INIT=16'h001F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_18 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_13 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1213_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s5 .INIT=16'h7000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1213_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1213_13 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s6 .INIT=16'h0305;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_18 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s6 .INIT=16'hD000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1212_13 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1212_15 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s7 .INIT=16'h0700;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1211_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_20 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1211_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1211_s6 .INIT=16'h0305;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1211_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_23 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1209_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1211_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1211_s7 .INIT=16'h002F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1210_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1210_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1210_s6 .INIT=16'h0305;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1210_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1209_11 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_12 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1210_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1210_s7 .INIT=16'h002F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1210_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1210_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1211_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1211_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s6 .INIT=16'hB0BB;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_11 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s7 .INIT=8'hD0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s9 .INIT=16'h0305;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1208_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1208_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1208_s5 .INIT=16'hCCC5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1208_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_12 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1208_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1208_s6 .INIT=16'h030A;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s39  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [26]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [27]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_44 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s39 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s40  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [17]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [18]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [19]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_45 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s40 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s41  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [30]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_46 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s41 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s42  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [21]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [22]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [23]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_47 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s42 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s43  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [9]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [10]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [11]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_48 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s43 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s44  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [2]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_49 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s44 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s45  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [12]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [13]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [14]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [15]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_50 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s45 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s46  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [6]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [7]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_51 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s46 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s47  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [49]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [50]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [51]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_55 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_52 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s47 .INIT=16'h0100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s48  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_56 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_57 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_58 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_59 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_53 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s48 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s49  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [56]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [57]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [58]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_60 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_54 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s49 .INIT=16'h0100;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_s2 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_s1 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s4  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [8]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [9]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [10]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s4 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [8]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [9]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [10]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_8 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s5 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1244_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11]),
	.I1(\u_npu_integration/conv_activation_max [7]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1234_44 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1244_9 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1244_s6 .INIT=8'hE7;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [7]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s7 .INIT=16'h0CFA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [7]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s7 .INIT=16'hF503;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_10 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s6 .INIT=16'h0CFA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s14 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_36 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_37 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_38 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s15 .INIT=16'h0FEE;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_39 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s16 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s17 .INIT=8'h90;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_40 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_41 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s18 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_42 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_14 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s19 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_44 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s20 .INIT=16'h1E00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_45 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_46 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_47 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_48 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s21 .INIT=16'hA8FE;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_77 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_51 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s22 .INIT=16'hBFBC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_79 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_53 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_44 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_27 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s23 .INIT=16'h5300;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_44 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_75 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s24 .INIT=16'h1400;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_75 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_81 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s25 .INIT=16'h1400;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_56 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_57 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s26 .INIT=16'hACCC;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_31 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s27 .INIT=8'h0D;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s28  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s28 .INIT=16'h7F00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s29  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_77 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_32 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_58 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_33 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s29 .INIT=16'h0FFB;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s30  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_32 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_31 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_34 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s30 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s31  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_59 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_31 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_35 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s31 .INIT=16'hF23F;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s10 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s11 .INIT=8'h3A;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_32 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s12 .INIT=16'hBB0F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_25 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_26 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s13 .INIT=16'h5333;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s14 .INIT=16'hA82A;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s15 .INIT=16'h1E00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_27 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_28 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s16 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_18 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s9 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s10 .INIT=16'h3335;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s11 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s12 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_31 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s13 .INIT=8'hC5;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s8 .INIT=8'hA3;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_18 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_33 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_20 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s9 .INIT=16'hEEF0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_23 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s10 .INIT=16'h0FEE;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [28]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1216_24 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s11 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s9 .INIT=16'h4100;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_20 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s10 .INIT=16'h5F30;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_41 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s12 .INIT=16'h3FFA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s13 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_39 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_38 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s14 .INIT=16'hF503;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_40 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s15 .INIT=8'hB0;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [18]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [17]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s10 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [19]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s11 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s12 .INIT=8'h60;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_23 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s13 .INIT=8'hB0;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s14 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [12]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_25 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s15 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_26 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s16 .INIT=16'h0503;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_27 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s17 .INIT=16'hAC00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1213_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s7 .INIT=16'h0FBB;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s8 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1217_31 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s9 .INIT=8'hC5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s8 .INIT=16'h0FEE;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1212_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_21 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1212_17 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s9 .INIT=16'h77F0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_18 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1216_33 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s10 .INIT=16'h0001;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_13 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_23 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s11 .INIT=8'h0D;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n129_13 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s5 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [26]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n129_14 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s6 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [28]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n130_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s10 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n130_22 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s11 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [26]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n131_23 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s11 .INIT=16'hAFC0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [22]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n131_24 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s12 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n132_23 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s11 .INIT=16'hAFC0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [21]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n132_24 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s12 .INIT=16'h305F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s50  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [52]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [53]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [54]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [55]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_55 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s50 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s51  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [40]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [41]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [42]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [43]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_56 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s51 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s52  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [32]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [33]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [34]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [35]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_57 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s52 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s53  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [44]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [45]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [46]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [47]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_58 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s53 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s54  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [36]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [37]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [38]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [39]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_59 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s54 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s55  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [59]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [60]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [61]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [62]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/nudge_0_60 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/nudge_0_s55 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s32  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_36 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s32 .INIT=16'h0A0C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s33  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_37 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s33 .INIT=16'hAC00;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s34  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_60 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_61 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_38 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s34 .INIT=8'hA3;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s35  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_62 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_63 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_39 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s35 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s36  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [19]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [17]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_64 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_40 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s36 .INIT=16'h5F30;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s37  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [21]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_65 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_41 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s37 .INIT=16'h5F30;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s38  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_66 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_42 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s38 .INIT=16'h5F30;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s39  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s39 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s40  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_67 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_44 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s40 .INIT=16'h00EF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s41  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_83 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_69 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_45 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s41 .INIT=16'hC0AF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s42  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_70 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_71 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_46 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s42 .INIT=16'h00F8;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s43  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_72 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_47 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s43 .INIT=8'h07;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s44  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_43 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_48 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s44 .INIT=16'h1F00;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s46  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s46 .INIT=8'h70;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s47  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_73 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_51 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s47 .INIT=16'hF0BB;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s49  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_75 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_53 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s49 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s52  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_56 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s52 .INIT=16'hC200;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s53  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_77 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_57 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s53 .INIT=8'h78;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s54  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_58 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s54 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s55  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_32 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_59 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s55 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [26]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_29 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s17 .INIT=16'h5F30;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_30 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s18 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s20 .INIT=16'hFACF;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s21 .INIT=8'h35;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s22 .INIT=16'h5333;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [23]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_27 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s23 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1212_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s24 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [26]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [28]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s14 .INIT=16'h0CFA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1215_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_62 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s15 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_63 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_25 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s16 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_26 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s17 .INIT=16'h5F30;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_60 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1215_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s18 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_29 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s20 .INIT=16'h305F;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_27 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_25 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s12 .INIT=8'h3A;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1212_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s13 .INIT=8'h35;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1216_26 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s14 .INIT=16'h0B33;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1216_31 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s16 .INIT=16'hBB0F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [14]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [13]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s17 .INIT=16'hAC00;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [12]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [11]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s18 .INIT=16'h0A0C;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1216_29 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s19 .INIT=8'hAC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s20 .INIT=16'h0CFA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s16 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s17 .INIT=16'h5333;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s18 .INIT=16'h5333;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [14]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [13]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s18 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [15]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s19 .INIT=16'hFACF;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s20 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s21 .INIT=16'hFA0C;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1212_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_27 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s22 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_67 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_27 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s23 .INIT=16'hACCC;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_18 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s10 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [21]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s12 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1212_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1216_22 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1212_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1212_s13 .INIT=16'hD3D0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [30]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s7 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s8 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s12 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [26]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [24]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s13 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [29]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [27]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s13 .INIT=16'h0CFA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s14 .INIT=16'hFA0C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [26]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s13 .INIT=16'h0CFA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [24]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_6 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_5 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s14 .INIT=16'hFA0C;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s56  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_60 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s56 .INIT=16'h5333;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s57  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_61 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s57 .INIT=16'hACCC;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s58  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [13]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [12]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_62 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s58 .INIT=8'h53;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s59  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [15]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [14]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_63 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s59 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s60  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [18]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [16]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_64 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s60 .INIT=16'hF503;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s61  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [22]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_65 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s61 .INIT=16'h03F5;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s62  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [26]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_66 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s62 .INIT=16'h03F5;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s63  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_67 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s63 .INIT=4'h8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s65  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_69 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s65 .INIT=16'hF53F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s66  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_70 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s66 .INIT=16'h50C8;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s67  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_71 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s67 .INIT=16'h001F;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s68  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_72 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s68 .INIT=8'hBC;
LUT2 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s69  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_73 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s69 .INIT=4'h1;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [25]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [27]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s25 .INIT=16'h03F5;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s26 .INIT=8'hAC;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [17]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [16]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s21 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_24 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_16 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s22 .INIT=16'hF503;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [21]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [19]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_27 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s23 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [18]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s24 .INIT=16'h0503;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [24]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s25 .INIT=16'h0CFA;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [26]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [25]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s21 .INIT=8'hAC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s22 .INIT=16'hAFC0;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s24 .INIT=16'hFACF;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [15]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s25 .INIT=8'h53;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1178_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [55]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [54]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [53]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1178_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1178_s2 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1210_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1211_10 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1211_11 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1212_8 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1210_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1210_s8 .INIT=16'hB000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1209_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1217_13 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1217_14 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1209_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1209_s10 .INIT=16'h5044;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s70  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_50 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_75 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s70 .INIT=16'h00EF;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_42 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s19 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1218_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_19 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s24 .INIT=16'h007F;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_31 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s26 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s27 .INIT=8'h40;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s71  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_77 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s71 .INIT=16'h8000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s72  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_79 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s72 .INIT=16'h1555;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1183_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1183_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1183_s1 .INIT=8'h6A;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1182_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [53]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1182_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1182_s1 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1180_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1180_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [55]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1180_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1180_s2 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1179_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1178_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [56]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1179_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1179_s1 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1177_s3  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1177_4 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1184_4 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [58]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1177_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1177_s3 .INIT=16'h7F80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s73  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1219_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_81 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s73 .INIT=16'h008F;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1219_s74  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1219_83 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1219_s74 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1216_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1216_33 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1216_s27 .INIT=16'h1000;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1217_27 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_28 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_31 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s26 .INIT=16'h00F7;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1214_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1214_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1214_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1214_31 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1214_s25 .INIT=16'h10EF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1215_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1215_8 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1215_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1215_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1215_s20 .INIT=16'h10EF;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1217_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1217_8 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1217_33 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1217_s27 .INIT=16'h01FE;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1218_s28  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1219_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1219_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1218_34 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1218_s28 .INIT=8'h1E;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n1213_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1213_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1218_12 ),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n1213_10 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1213_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1213_s11 .INIT=16'h0015;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n136_s5  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n132_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n136_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n136_s5 .INIT=16'h5355;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n135_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n131_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n135_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n135_s10 .INIT=16'h5355;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n134_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n130_20 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n134_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n134_s12 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n133_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n129_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n133_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n133_s11 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n132_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n132_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s15 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n131_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n131_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s15 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n130_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n130_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s14 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n129_11 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n129_12 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s9 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n144_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_25 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n144_11 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n144_s6 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_19 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_23 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s7 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_26 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_32 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_12 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s7 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_34 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_30 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s8 .INIT=16'hCACC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s10 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_21 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s10 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_28 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_26 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s17 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_30 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s19 .INIT=16'hCACC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n141_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_3_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_s1 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n142_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_s1 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n143_8 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_1_4 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_s1 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_s1  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n144_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_0_5 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_6 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_s1 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n144_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_23 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n144_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n144_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n144_s7 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n143_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n143_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n143_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n143_s8 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_30 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n142_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s8 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n141_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_32 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n141_8 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n141_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n141_s9 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_25 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_23 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s11 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_23 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s11 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_32 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_30 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s18 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_34 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_32 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s20 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n136_s6  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n144_11 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n136_12 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n136_14 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n136_s6 .INIT=16'h3A33;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n135_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n143_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n135_20 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n135_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n135_s11 .INIT=16'h3A33;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n134_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n142_12 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n134_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n134_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n134_s13 .INIT=16'hC5CC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n133_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n141_13 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n133_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n133_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n133_s12 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n132_26 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s16 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s17 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n131_26 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n139_15 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s16 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_17 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s17 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n130_24 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_22 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s15 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_24 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s16 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n129_16 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_24 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s10 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s11  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_26 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_20 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s11 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_s2 .INIT=16'h4500;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_s2 .INIT=16'h0045;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_s2 .INIT=16'h0045;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_6 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_6 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_s2 .INIT=16'h0045;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_36 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_50 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s12 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_42 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_38 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s13 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_42 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_52 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_19 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s12 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_44 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_40 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_21 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s13 .INIT=16'hCACC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s19  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_38 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_36 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s19 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s20  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_42 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_40 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s20 .INIT=16'hCACC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_40 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_38 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s21 .INIT=16'hCACC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_44 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_42 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s22 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n144_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n142_18 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_7 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n144_15 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n144_s8 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s9  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_29 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n142_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s9 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_44 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n140_29 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s14 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_48 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_46 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s15 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_50 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_48 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_23 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s14 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s21  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_46 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_44 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s21 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s22  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_50 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n138_48 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s22 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_48 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_46 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s23 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_52 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n137_50 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_34 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s24 .INIT=16'hACAA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n619_s10  (
	.I0(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.I1(\u_npu_integration/ml_comp/conv/bias_valid_Z ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [1]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/n619_15 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n619_s10 .INIT=16'hFF70;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s16  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n140_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_4_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_27 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s16 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n139_s15  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n139_15 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_5_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n139_25 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n139_s15 .INIT=16'h5C55;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s23  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n138_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_6_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_34 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s23 .INIT=16'h5355;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n137_24 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_7_6 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_36 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s25 .INIT=16'h5C55;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_15_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n129_20 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_15_s0 .INIT=8'hB0;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_14_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n130_28 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_14_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_13_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n131_30 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_13_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_12_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n132_30 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_12_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_11_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n133_19 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_11_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_10_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n134_21 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_10_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_9_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n135_17 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_9_s0 .INIT=8'h0B;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_8_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n136_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_8_s0 .INIT=8'h0B;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n136_s7  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n136_14 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n136_9 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n136_16 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n136_s7 .INIT=16'h5355;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n135_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n135_22 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n135_17 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n135_24 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n135_s12 .INIT=16'h5355;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n134_s14  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n134_26 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n134_21 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n134_28 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n134_s14 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n133_s13  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n133_24 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n133_19 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n133_26 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n133_s13 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n132_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n132_30 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n132_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n132_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n132_s18 .INIT=16'hC5CC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n131_s18  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n131_30 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n131_28 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n131_32 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n131_s18 .INIT=16'hC5CC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n130_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n130_28 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n130_26 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n130_30 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n130_s17 .INIT=16'hC5CC;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n129_s12  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n129_20 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n129_18 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n129_22 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n129_s12 .INIT=16'h3A33;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s3  (
	.I0(\u_npu_integration/ml_comp/conv/image_en ),
	.I1(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_layer_in_ready_latch ),
	.I3(\u_npu_integration/ml_comp/conv/mult_ready_5 ),
	.F(\u_npu_integration/ml_comp/conv/mult_ready_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_ready_s3 .INIT=16'hF700;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_s1  (
	.I0(\u_npu_integration/ml_comp/conv/image_en ),
	.I1(\u_npu_integration/ml_comp/conv/addr_in_valid_Z_3 ),
	.I2(\u_npu_integration/ml_comp/conv/mult_ready_7 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_s1 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s24  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [15]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [16]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_36 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s24 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [17]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [18]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_38 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s25 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [21]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [22]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_40 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s26 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [19]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [20]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_42 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s27 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [23]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_38 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s26 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [21]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_40 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s27 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s28  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [17]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_42 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s28 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s29  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [18]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [19]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_44 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s29 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n142_s10  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [4]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n142_18 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n142_s10 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n140_s17  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [6]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n140_29 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n140_s17 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s28  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [8]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_44 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s28 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s29  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [10]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_46 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s29 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s30  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [12]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_48 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s30 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n138_s31  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [13]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [14]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n138_50 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n138_s31 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s30  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [9]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_46 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s30 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s31  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [11]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_48 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s31 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s32  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [12]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [13]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_50 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s32 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/n137_s33  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [14]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [15]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n137_52 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n137_s33 .INIT=16'h3533;
LUT4 \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s2  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [2]),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5]),
	.I3(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0]),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_7 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted_2_s2 .INIT=16'h3533;
LUT3 \u_npu_integration/ml_comp/conv/conv_compute/n1211_s8  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/n1214_9 ),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/n1213_16 ),
	.I2(\u_npu_integration/ml_comp/conv/conv_compute/n1212_9 ),
	.F(\u_npu_integration/ml_comp/conv/conv_compute/n1211_13 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1211_s8 .INIT=8'h10;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_31_s0  (
	.D(\u_npu_integration/coef_data [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_30_s0  (
	.D(\u_npu_integration/coef_data [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_29_s0  (
	.D(\u_npu_integration/coef_data [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_28_s0  (
	.D(\u_npu_integration/coef_data [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_27_s0  (
	.D(\u_npu_integration/coef_data [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_26_s0  (
	.D(\u_npu_integration/coef_data [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_25_s0  (
	.D(\u_npu_integration/coef_data [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_24_s0  (
	.D(\u_npu_integration/coef_data [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/mult_val_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/mult_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_val_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_29_s0  (
	.D(\u_npu_integration/coef_data [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_28_s0  (
	.D(\u_npu_integration/coef_data [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_27_s0  (
	.D(\u_npu_integration/coef_data [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_26_s0  (
	.D(\u_npu_integration/coef_data [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_25_s0  (
	.D(\u_npu_integration/coef_data [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_24_s0  (
	.D(\u_npu_integration/coef_data [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/shift_val_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/shift_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/shift_val_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_30_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_29_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_28_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_27_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_26_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_25_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_24_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/mult_val [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_multipier_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/output_shift_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/shift_val [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/addr_in_valid_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/output_shift [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/output_shift_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n685_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_30_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n686_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_29_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n687_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_28_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n688_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_27_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n689_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_26_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n690_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_25_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n691_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_24_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n692_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n693_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n694_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n695_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n696_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n697_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n698_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n699_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n700_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n701_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n702_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n703_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n704_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n705_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n706_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n707_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n708_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n709_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n710_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n711_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n712_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n713_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n714_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n715_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n716_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n718_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_30_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n719_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_29_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n720_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_28_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n721_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_27_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n722_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_26_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n723_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_25_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n724_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_24_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n725_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n726_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n727_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n728_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n729_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n730_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n731_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n732_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n733_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n734_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n735_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n736_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n737_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n738_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n739_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n740_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n741_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n742_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n743_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n744_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n745_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n746_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n747_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n748_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n749_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_63_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1075_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [63])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_63_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_62_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1076_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [62])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_62_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_61_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1077_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [61])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_61_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_60_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1078_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [60])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_60_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_59_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1079_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [59])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_59_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_58_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1080_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [58])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_58_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_57_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1081_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [57])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_57_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_56_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1082_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [56])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_56_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_55_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1083_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [55])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_55_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_54_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1084_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [54])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_54_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_53_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1085_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [53])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_53_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_52_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1086_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [52])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_52_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_51_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1087_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [51])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_51_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_50_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1088_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [50])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_50_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_49_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1089_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [49])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_49_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_48_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1090_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [48])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_48_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_47_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1091_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [47])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_47_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_46_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1092_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [46])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_46_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_45_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1093_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [45])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_45_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_44_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1094_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [44])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_44_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_43_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1095_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [43])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_43_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_42_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1096_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [42])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_42_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_41_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1097_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [41])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_41_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_40_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1098_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [40])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_40_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_39_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1099_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [39])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_39_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_38_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1100_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [38])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_38_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_37_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1101_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [37])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_37_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_36_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1102_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [36])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_36_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_35_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1103_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [35])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_35_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_34_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1104_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [34])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_34_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_33_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1105_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [33])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_33_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_32_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1106_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [32])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_32_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1107_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/ab_64_nudged_31_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1173_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_31_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_30_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1174_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_30_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_29_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1175_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_29_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_28_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1176_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_28_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_27_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1177_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_27_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_26_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1178_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_26_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_25_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1179_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_25_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_24_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1180_6 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_24_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1181_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_23_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1182_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_22_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1183_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_21_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1184_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_20_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1185_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_19_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1186_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_18_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1187_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_17_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1188_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_16_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1189_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_15_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1190_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_14_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1191_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_13_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1192_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_12_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1193_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_11_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1194_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_10_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1195_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_9_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1196_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_8_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1197_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1198_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1199_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1200_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1201_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1202_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1203_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1204_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_lefted_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1208_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_11_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1209_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_10_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1210_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_9_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1211_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_8_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1212_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1213_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1214_31 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1215_26 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1216_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1217_33 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1218_34 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1219_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1221_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_11_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1222_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_10_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1223_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_9_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1224_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_8_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1225_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1226_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1227_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1228_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1229_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1230_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1231_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1232_1 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1243_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1244_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1245_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1246_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1247_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1248_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1249_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/out_image_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n1250_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_data [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/out_image_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [8]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv_layer_out_write )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_9_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [7]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_8_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [6]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_7_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [5]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_6_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [4]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_5_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [3]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/addr_out_valid_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_31_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_30_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_29_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_28_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_27_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_26_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_25_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_24_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_23_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_22_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_21_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_20_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_19_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_18_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_17_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_16_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_15_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_14_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_13_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_12_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_11_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_10_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_9_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_8_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_7_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_6_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_5_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_4_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_3_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_2_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_out_0_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/addr_out_valid_fl [2]),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_out [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_out_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl_1_s0  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_31_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n619_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [31])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_31_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_30_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n620_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [30])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_30_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_29_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n621_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [29])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_29_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_28_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n622_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [28])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_28_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_27_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n623_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [27])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_27_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_26_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n624_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [26])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_26_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_25_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n625_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [25])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_25_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_24_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n626_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [24])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_24_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_23_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n627_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [23])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_23_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_22_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n628_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [22])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_22_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_21_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n629_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [21])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_21_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_20_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n630_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [20])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_20_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_19_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n631_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [19])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_19_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_18_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n632_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [18])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_18_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_17_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n633_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [17])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_17_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_16_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n634_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [16])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_16_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_15_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n635_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [15])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_14_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n636_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [14])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_13_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n637_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [13])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_12_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n638_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [12])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_11_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n639_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [11])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_10_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n640_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [10])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_9_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n641_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [9])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_8_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n642_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [8])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_7_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n643_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [7])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_6_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n644_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [6])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_5_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n645_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [5])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_4_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n646_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [4])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_3_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n647_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [3])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_2_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n648_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [2])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_1_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n649_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [1])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/conv/conv_compute/conv_value_0_s1  (
	.D(\u_npu_integration/ml_comp/conv/conv_compute/n650_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/n619_17 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [0])
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/conv_value_0_s1 .INIT=1'b0;
MULT36X36 \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(\u_npu_integration/ml_comp/conv/conv_compute/wt_image_ready_fl [0]),
	.CLK(HCLK),
	.RESET(\u_npu_integration/n673_6 ),
	.A({\u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp1 [31:0]}),
	.B({\u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp2 [31:0]}),
	.DOUT({\u_npu_integration/ml_comp/conv/conv_compute/DOUT [71:32], \u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [31:0]})
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .AREG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .BREG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .OUT0_REG=1'b1;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .PIPE_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .ASIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .BSIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_680_s2 .MULT_RESET_MODE="ASYNC";
MULT36X36 \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(VCC),
	.CLK(HCLK),
	.RESET(\u_npu_integration/n673_6 ),
	.A({\u_npu_integration/ml_comp/conv/conv_compute/n129_22 , \u_npu_integration/ml_comp/conv/conv_compute/n129_22 , \u_npu_integration/ml_comp/conv/conv_compute/n129_22 , \u_npu_integration/ml_comp/conv/conv_compute/n129_22 , \u_npu_integration/ml_comp/conv/conv_compute/n129_22 , \u_npu_integration/ml_comp/conv/conv_compute/n130_30 , \u_npu_integration/ml_comp/conv/conv_compute/n131_32 , \u_npu_integration/ml_comp/conv/conv_compute/n132_32 , \u_npu_integration/ml_comp/conv/conv_compute/n133_26 , \u_npu_integration/ml_comp/conv/conv_compute/n134_28 , \u_npu_integration/ml_comp/conv/conv_compute/n135_24 , \u_npu_integration/ml_comp/conv/conv_compute/n136_16 , \u_npu_integration/ml_comp/conv/conv_compute/n137_5 , \u_npu_integration/ml_comp/conv/conv_compute/n138_5 , \u_npu_integration/ml_comp/conv/conv_compute/n139_5 , \u_npu_integration/ml_comp/conv/conv_compute/n140_5 , \u_npu_integration/ml_comp/conv/conv_compute/n141_5 , \u_npu_integration/ml_comp/conv/conv_compute/n142_5 , \u_npu_integration/ml_comp/conv/conv_compute/n143_5 , \u_npu_integration/ml_comp/conv/conv_compute/n144_5 , \u_npu_integration/ml_comp/conv/conv_compute/conv_value_leftshifted [15:0]}),
	.B({\u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31], \u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31], \u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31], \u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31], \u_npu_integration/ml_comp/conv/conv_compute/output_multipier [31:0]}),
	.DOUT({\u_npu_integration/ml_comp/conv/conv_compute/DOUT_0 [71:64], \u_npu_integration/ml_comp/conv/conv_compute/ab_64 [63:0]})
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .AREG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .BREG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .OUT0_REG=1'b1;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .PIPE_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .ASIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .BSIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/conv/conv_compute/mult_746_s3 .MULT_RESET_MODE="ASYNC";
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s24  (
	.I0(GND),
	.I1(\u_npu_integration/conv_activation_min [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [0]),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_28 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_25_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s24 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s25  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [1]),
	.I1(\u_npu_integration/conv_activation_min [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_28 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_30 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_26_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s25 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s26  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [2]),
	.I1(\u_npu_integration/conv_activation_min [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_30 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_32 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_27_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s26 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s27  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [3]),
	.I1(\u_npu_integration/conv_activation_min [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_32 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_34 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_28_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s27 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s28  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [4]),
	.I1(\u_npu_integration/conv_activation_min [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_34 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_36 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_29_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s28 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s29  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [5]),
	.I1(\u_npu_integration/conv_activation_min [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_36 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_38 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_30_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s29 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s30  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [6]),
	.I1(\u_npu_integration/conv_activation_min [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_38 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_40 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_31_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s30 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s31  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [7]),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_40 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_42 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_32_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s31 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s32  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [8]),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_42 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_44 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_33_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s32 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s33  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [9]),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_44 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_46 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_34_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s33 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1233_s34  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [10]),
	.I1(\u_npu_integration/conv_activation_min [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1233_46 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1233_48 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1233_35_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1233_s34 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s28  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [0]),
	.I3(GND),
	.CIN(\u_npu_integration/conv_activation_max [0]),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_32 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_29_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s28 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s29  (
	.I0(\u_npu_integration/conv_activation_max [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_32 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_34 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_30_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s29 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s30  (
	.I0(\u_npu_integration/conv_activation_max [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_34 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_36 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_31_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s30 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s31  (
	.I0(\u_npu_integration/conv_activation_max [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_36 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_38 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_32_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s31 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s32  (
	.I0(\u_npu_integration/conv_activation_max [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_38 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_40 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_33_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s32 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s33  (
	.I0(\u_npu_integration/conv_activation_max [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_40 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_42 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_34_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s33 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1234_s34  (
	.I0(\u_npu_integration/conv_activation_max [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1234_42 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1234_44 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1234_35_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1234_s34 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n613_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n613_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n613_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n613_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n612_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [1]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n613_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n612_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n612_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n612_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n611_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [2]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n612_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n611_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n611_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n611_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n610_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [3]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n611_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n610_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n610_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n610_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n609_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [4]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n610_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n609_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n609_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n609_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n608_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [5]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n609_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n608_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n608_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n608_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n607_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [6]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n608_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n607_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n607_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n607_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n606_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [7]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n607_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n606_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n606_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n606_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n605_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [8]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n606_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n605_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n605_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n605_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n604_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [9]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n605_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n604_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n604_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n604_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n603_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [10]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n604_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n603_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n603_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n603_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n602_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [11]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n603_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n602_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n602_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n602_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n601_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [12]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n602_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n601_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n601_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n601_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n600_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [13]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n601_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n600_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n600_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n600_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n599_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [14]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n600_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n599_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n599_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n599_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n598_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [15]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n599_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n598_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n598_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n598_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n597_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [16]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n598_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n597_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n597_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n597_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n596_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [17]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n597_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n596_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n596_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n596_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n595_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [18]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n596_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n595_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n595_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n595_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n594_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [19]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n595_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n594_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n594_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n594_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n593_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [20]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [20]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n594_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n593_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n593_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n593_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n592_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [21]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [21]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n593_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n592_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n592_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n592_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n591_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [22]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [22]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n592_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n591_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n591_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n591_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n590_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [23]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [23]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n591_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n590_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n590_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n590_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n589_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [24]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [24]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n590_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n589_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n589_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n589_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n588_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [25]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [25]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n589_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n588_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n588_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n588_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n587_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [26]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [26]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n588_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n587_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n587_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n587_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n586_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [27]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [27]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n587_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n586_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n586_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n586_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n585_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [28]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [28]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n586_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n585_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n585_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n585_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n584_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [29]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [29]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n585_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n584_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n584_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n584_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n583_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [30]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [30]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n584_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n583_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n583_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n583_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n582_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_value [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/conv_temp3 [31]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n583_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n582_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n582_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n582_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n716_s  (
	.I0(\u_npu_integration/layer_in_data_Z [0]),
	.I1(\u_npu_integration/conv_input_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n716_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n716_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n716_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n715_s  (
	.I0(\u_npu_integration/layer_in_data_Z [1]),
	.I1(\u_npu_integration/conv_input_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n716_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n715_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n715_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n715_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n714_s  (
	.I0(\u_npu_integration/layer_in_data_Z [2]),
	.I1(\u_npu_integration/conv_input_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n715_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n714_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n714_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n714_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n713_s  (
	.I0(\u_npu_integration/layer_in_data_Z [3]),
	.I1(\u_npu_integration/conv_input_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n714_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n713_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n713_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n713_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n712_s  (
	.I0(\u_npu_integration/layer_in_data_Z [4]),
	.I1(\u_npu_integration/conv_input_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n713_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n712_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n712_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n712_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n711_s  (
	.I0(\u_npu_integration/layer_in_data_Z [5]),
	.I1(\u_npu_integration/conv_input_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n712_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n711_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n711_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n711_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n710_s  (
	.I0(\u_npu_integration/layer_in_data_Z [6]),
	.I1(\u_npu_integration/conv_input_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n711_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n710_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n710_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n710_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n709_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n710_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n709_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n709_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n709_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n708_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n709_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n708_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n708_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n708_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n707_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n708_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n707_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n707_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n707_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n706_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n707_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n706_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n706_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n706_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n705_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n706_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n705_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n705_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n705_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n704_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n705_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n704_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n704_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n704_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n703_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n704_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n703_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n703_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n703_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n702_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n703_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n702_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n702_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n702_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n701_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n702_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n701_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n701_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n701_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n700_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n701_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n700_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n700_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n700_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n699_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n700_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n699_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n699_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n699_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n698_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n699_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n698_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n698_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n698_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n697_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n698_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n697_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n697_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n697_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n696_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [20]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n697_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n696_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n696_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n696_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n695_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [21]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n696_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n695_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n695_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n695_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n694_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [22]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n695_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n694_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n694_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n694_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n693_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [23]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n694_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n693_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n693_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n693_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n692_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [24]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n693_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n692_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n692_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n692_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n691_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [25]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n692_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n691_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n691_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n691_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n690_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [26]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n691_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n690_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n690_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n690_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n689_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [27]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n690_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n689_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n689_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n689_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n688_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [28]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n689_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n688_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n688_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n688_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n687_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [29]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n688_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n687_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n687_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n687_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n686_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [30]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n687_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n686_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n686_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n686_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n685_s  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/conv_input_offset [31]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n686_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n685_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n685_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n685_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n749_s  (
	.I0(\u_npu_integration/coef_data [0]),
	.I1(\u_npu_integration/conv_filter_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n749_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n749_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n749_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n748_s  (
	.I0(\u_npu_integration/coef_data [1]),
	.I1(\u_npu_integration/conv_filter_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n749_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n748_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n748_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n748_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n747_s  (
	.I0(\u_npu_integration/coef_data [2]),
	.I1(\u_npu_integration/conv_filter_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n748_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n747_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n747_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n747_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n746_s  (
	.I0(\u_npu_integration/coef_data [3]),
	.I1(\u_npu_integration/conv_filter_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n747_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n746_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n746_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n746_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n745_s  (
	.I0(\u_npu_integration/coef_data [4]),
	.I1(\u_npu_integration/conv_filter_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n746_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n745_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n745_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n745_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n744_s  (
	.I0(\u_npu_integration/coef_data [5]),
	.I1(\u_npu_integration/conv_filter_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n745_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n744_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n744_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n744_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n743_s  (
	.I0(\u_npu_integration/coef_data [6]),
	.I1(\u_npu_integration/conv_filter_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n744_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n743_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n743_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n743_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n742_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n743_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n742_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n742_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n742_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n741_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n742_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n741_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n741_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n741_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n740_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n741_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n740_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n740_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n740_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n739_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n740_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n739_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n739_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n739_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n738_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n739_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n738_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n738_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n738_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n737_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n738_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n737_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n737_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n737_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n736_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n737_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n736_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n736_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n736_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n735_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n736_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n735_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n735_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n735_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n734_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n735_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n734_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n734_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n734_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n733_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n734_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n733_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n733_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n733_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n732_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n733_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n732_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n732_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n732_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n731_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n732_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n731_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n731_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n731_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n730_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n731_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n730_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n730_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n730_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n729_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [20]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n730_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n729_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n729_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n729_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n728_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [21]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n729_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n728_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n728_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n728_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n727_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [22]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n728_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n727_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n727_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n727_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n726_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [23]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n727_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n726_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n726_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n726_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n725_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [24]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n726_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n725_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n725_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n725_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n724_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [25]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n725_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n724_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n724_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n724_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n723_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [26]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n724_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n723_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n723_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n723_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n722_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [27]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n723_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n722_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n722_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n722_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n721_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [28]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n722_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n721_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n721_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n721_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n720_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [29]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n721_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n720_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n720_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n720_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n719_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [30]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n720_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n719_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n719_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n719_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n718_s  (
	.I0(\u_npu_integration/coef_data [7]),
	.I1(\u_npu_integration/conv_filter_offset [31]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n719_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n718_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n718_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n718_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1137_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1138_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1137_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1137_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1137_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1136_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1137_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1136_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1136_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1136_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1135_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1136_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1135_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1135_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1135_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1134_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1135_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1134_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1134_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1134_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1133_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1134_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1133_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1133_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1133_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1132_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1133_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1132_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1132_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1132_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1131_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1132_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1131_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1131_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1131_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1130_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1131_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1130_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1130_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1130_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1129_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1130_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1129_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1129_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1129_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1128_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1129_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1128_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1128_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1128_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1127_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1128_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1127_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1127_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1127_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1126_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1127_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1126_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1126_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1126_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1125_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1126_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1125_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1125_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1125_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1124_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1125_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1124_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1124_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1124_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1123_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1124_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1123_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1123_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1123_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1122_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [16]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1123_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1122_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1122_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1122_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1121_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [17]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1122_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1121_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1121_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1121_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1120_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [18]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1121_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1120_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1120_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1120_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1119_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [19]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1120_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1119_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1119_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1119_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1118_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [20]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1119_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1118_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1118_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1118_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1117_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [21]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1118_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1117_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1117_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1117_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1116_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [22]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1117_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1116_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1116_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1116_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1115_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [23]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1116_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1115_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1115_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1115_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1114_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [24]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1115_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1114_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1114_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1114_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1113_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [25]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1114_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1113_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1113_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1113_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1112_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [26]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1113_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1112_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1112_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1112_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1111_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [27]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1112_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1111_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1111_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1111_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1110_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [28]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1111_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1110_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1110_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1110_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1109_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [29]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1110_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1109_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1109_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1109_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1108_s  (
	.I0(VCC),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [30]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1109_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1108_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1108_0_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1108_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1232_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [0]),
	.I1(\u_npu_integration/conv_output_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1232_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1232_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1232_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1231_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [1]),
	.I1(\u_npu_integration/conv_output_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1232_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1231_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1231_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1231_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1230_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [2]),
	.I1(\u_npu_integration/conv_output_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1231_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1230_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1230_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1230_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1229_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [3]),
	.I1(\u_npu_integration/conv_output_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1230_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1229_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1229_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1229_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1228_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [4]),
	.I1(\u_npu_integration/conv_output_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1229_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1228_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1228_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1228_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1227_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [5]),
	.I1(\u_npu_integration/conv_output_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1228_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1227_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1227_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1227_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1226_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [6]),
	.I1(\u_npu_integration/conv_output_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1227_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1226_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1226_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1226_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1225_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [7]),
	.I1(\u_npu_integration/conv_output_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1226_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1225_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1225_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1225_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1224_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [8]),
	.I1(\u_npu_integration/conv_output_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1225_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1224_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1224_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1224_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1223_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [9]),
	.I1(\u_npu_integration/conv_output_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1224_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1223_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1223_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1223_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1222_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [10]),
	.I1(\u_npu_integration/conv_output_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1223_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1222_2 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1222_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1222_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1221_s  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/conv_out_rounded [11]),
	.I1(\u_npu_integration/conv_output_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1222_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1221_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1221_1 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1221_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1138_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [0]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1138_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1138_1_SUM )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1138_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1107_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [31]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1108_2 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1107_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1107_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1107_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1106_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [32]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1107_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1106_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1106_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1106_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1105_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [33]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1106_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1105_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1105_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1105_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1104_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [34]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1105_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1104_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1104_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1104_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1103_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [35]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1104_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1103_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1103_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1103_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1102_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [36]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1103_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1102_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1102_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1102_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1101_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [37]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1102_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1101_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1101_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1101_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1100_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [38]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1101_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1100_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1100_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1100_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1099_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [39]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1100_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1099_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1099_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1099_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1098_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [40]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1099_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1098_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1098_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1098_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1097_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [41]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1098_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1097_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1097_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1097_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1096_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [42]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1097_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1096_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1096_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1096_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1095_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [43]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1096_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1095_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1095_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1095_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1094_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [44]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1095_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1094_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1094_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1094_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1093_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [45]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1094_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1093_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1093_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1093_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1092_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [46]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1093_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1092_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1092_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1092_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1091_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [47]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1092_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1091_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1091_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1091_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1090_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [48]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1091_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1090_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1090_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1090_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1089_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [49]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1090_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1089_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1089_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1089_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1088_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [50]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1089_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1088_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1088_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1088_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1087_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [51]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1088_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1087_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1087_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1087_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1086_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [52]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1087_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1086_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1086_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1086_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1085_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [53]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1086_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1085_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1085_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1085_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1084_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [54]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1085_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1084_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1084_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1084_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1083_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [55]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1084_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1083_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1083_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1083_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1082_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [56]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1083_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1082_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1082_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1082_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1081_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [57]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1082_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1081_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1081_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1081_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1080_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [58]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1081_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1080_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1080_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1080_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1079_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [59]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1080_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1079_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1079_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1079_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1078_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [60]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1079_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1078_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1078_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1078_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1077_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [61]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1078_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1077_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1077_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1077_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1076_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [62]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1077_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1076_4 ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1076_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1076_s0 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/conv/conv_compute/n1075_s0  (
	.I0(\u_npu_integration/ml_comp/conv/conv_compute/ab_64 [63]),
	.I1(\u_npu_integration/ml_comp/conv/conv_compute/nudge [0]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/conv/conv_compute/n1076_4 ),
	.COUT(\u_npu_integration/ml_comp/conv/conv_compute/n1075_1_COUT ),
	.SUM(\u_npu_integration/ml_comp/conv/conv_compute/n1075_5 )
);
defparam \u_npu_integration/ml_comp/conv/conv_compute/n1075_s0 .ALU_MODE=1;
LUT3 \u_npu_integration/ml_comp/pool/image_preunload_s0  (
	.I0(\u_npu_integration/ml_comp/pool/pool_load_longed ),
	.I1(\u_npu_integration/ml_comp/pool/image_rst_d ),
	.I2(\u_npu_integration/ml_comp/pool/image_out_addr_next_d ),
	.F(\u_npu_integration/ml_comp/pool/image_preunload )
);
defparam \u_npu_integration/ml_comp/pool/image_preunload_s0 .INIT=8'hFE;
LUT4 \u_npu_integration/ml_comp/pool/n341_s0  (
	.I0(\u_npu_integration/pool_layer_in_read ),
	.I1(\u_npu_integration/ml_comp/pool/image_preunload ),
	.I2(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 ),
	.I3(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n341_3 )
);
defparam \u_npu_integration/ml_comp/pool/n341_s0 .INIT=16'h0F88;
LUT4 \u_npu_integration/ml_comp/pool/n854_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n854_4 ),
	.I1(\u_npu_integration/ml_comp/pool/n854_5 ),
	.I2(\u_npu_integration/ml_comp/pool/n854_6 ),
	.I3(\u_npu_integration/ml_comp/pool/n854_7 ),
	.F(\u_npu_integration/ml_comp/pool/n854_3 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s0 .INIT=16'h0D00;
LUT3 \u_npu_integration/ml_comp/pool/n461_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n440_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n461_3 )
);
defparam \u_npu_integration/ml_comp/pool/n461_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n462_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n441_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n462_3 )
);
defparam \u_npu_integration/ml_comp/pool/n462_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n463_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n442_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n463_3 )
);
defparam \u_npu_integration/ml_comp/pool/n463_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n464_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n443_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n464_3 )
);
defparam \u_npu_integration/ml_comp/pool/n464_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n465_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n444_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n465_3 )
);
defparam \u_npu_integration/ml_comp/pool/n465_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n466_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n445_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n466_3 )
);
defparam \u_npu_integration/ml_comp/pool/n466_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n467_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n446_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n467_3 )
);
defparam \u_npu_integration/ml_comp/pool/n467_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n468_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n447_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n468_3 )
);
defparam \u_npu_integration/ml_comp/pool/n468_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n469_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n448_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n469_3 )
);
defparam \u_npu_integration/ml_comp/pool/n469_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n470_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n449_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [6]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n470_3 )
);
defparam \u_npu_integration/ml_comp/pool/n470_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n471_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n450_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [5]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n471_3 )
);
defparam \u_npu_integration/ml_comp/pool/n471_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n472_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n451_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [4]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n472_3 )
);
defparam \u_npu_integration/ml_comp/pool/n472_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n473_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n452_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [3]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n473_3 )
);
defparam \u_npu_integration/ml_comp/pool/n473_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n474_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n453_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [2]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n474_3 )
);
defparam \u_npu_integration/ml_comp/pool/n474_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n475_s0  (
	.I0(\u_npu_integration/ml_comp/pool/n454_1 ),
	.I1(\u_npu_integration/layer_in_data_Z [1]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n475_3 )
);
defparam \u_npu_integration/ml_comp/pool/n475_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n598_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n526_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n598_3 )
);
defparam \u_npu_integration/ml_comp/pool/n598_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n599_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n527_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n599_3 )
);
defparam \u_npu_integration/ml_comp/pool/n599_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n600_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n528_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n600_3 )
);
defparam \u_npu_integration/ml_comp/pool/n600_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n601_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n529_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n601_3 )
);
defparam \u_npu_integration/ml_comp/pool/n601_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n602_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n530_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n602_3 )
);
defparam \u_npu_integration/ml_comp/pool/n602_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n603_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n531_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n603_3 )
);
defparam \u_npu_integration/ml_comp/pool/n603_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n604_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n532_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n604_3 )
);
defparam \u_npu_integration/ml_comp/pool/n604_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/n605_s0  (
	.I0(\u_npu_integration/ml_comp/pool/max [7]),
	.I1(\u_npu_integration/ml_comp/pool/n533_2 ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n605_3 )
);
defparam \u_npu_integration/ml_comp/pool/n605_s0 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/pool/n504_s22  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [1]),
	.I3(\u_npu_integration/ml_comp/pool/count [3]),
	.F(\u_npu_integration/ml_comp/pool/n504_33 )
);
defparam \u_npu_integration/ml_comp/pool/n504_s22 .INIT=16'h01CA;
LUT4 \u_npu_integration/ml_comp/pool/n505_s22  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [3]),
	.I2(\u_npu_integration/ml_comp/pool/count [2]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n505_33 )
);
defparam \u_npu_integration/ml_comp/pool/n505_s22 .INIT=16'hCEEA;
LUT4 \u_npu_integration/ml_comp/pool/n509_s22  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [1]),
	.I2(\u_npu_integration/ml_comp/pool/count [2]),
	.I3(\u_npu_integration/ml_comp/pool/count [3]),
	.F(\u_npu_integration/ml_comp/pool/n509_33 )
);
defparam \u_npu_integration/ml_comp/pool/n509_s22 .INIT=16'hBC2A;
LUT3 \u_npu_integration/ml_comp/pool/n511_s22  (
	.I0(\u_npu_integration/ml_comp/pool/count [3]),
	.I1(\u_npu_integration/ml_comp/pool/count [0]),
	.I2(\u_npu_integration/ml_comp/pool/count [2]),
	.F(\u_npu_integration/ml_comp/pool/n511_33 )
);
defparam \u_npu_integration/ml_comp/pool/n511_s22 .INIT=8'h2C;
LUT4 \u_npu_integration/ml_comp/pool/n512_s23  (
	.I0(\u_npu_integration/ml_comp/pool/count [3]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [0]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n512_34 )
);
defparam \u_npu_integration/ml_comp/pool/n512_s23 .INIT=16'h04F0;
LUT4 \u_npu_integration/ml_comp/pool/sum_15_s2  (
	.I0(\u_npu_integration/ml_comp/pool/sum_15_9 ),
	.I1(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 ),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.I3(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/sum_15_6 )
);
defparam \u_npu_integration/ml_comp/pool/sum_15_s2 .INIT=16'hF400;
LUT3 \u_npu_integration/ml_comp/pool/q_mem_rdy_s3  (
	.I0(\u_npu_integration/ml_comp/addr_out_valid_delay [2]),
	.I1(\u_npu_integration/pool_layer_in_read ),
	.I2(\u_npu_integration/ml_comp/pool/n41_5 ),
	.F(\u_npu_integration/ml_comp/pool/q_mem_rdy_8 )
);
defparam \u_npu_integration/ml_comp/pool/q_mem_rdy_s3 .INIT=8'hFE;
LUT4 \u_npu_integration/ml_comp/pool/n513_s31  (
	.I0(\u_npu_integration/ml_comp/pool/count [3]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [1]),
	.I3(\u_npu_integration/ml_comp/pool/count [0]),
	.F(\u_npu_integration/ml_comp/pool/n513_45 )
);
defparam \u_npu_integration/ml_comp/pool/n513_s31 .INIT=16'hDF28;
LUT3 \u_npu_integration/ml_comp/pool/n479_s1  (
	.I0(\u_npu_integration/ml_comp/pool/image_load ),
	.I1(\u_npu_integration/ml_comp/pool/count [0]),
	.I2(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n479_5 )
);
defparam \u_npu_integration/ml_comp/pool/n479_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/pool/n478_s1  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [1]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.I3(\u_npu_integration/ml_comp/pool/count [2]),
	.F(\u_npu_integration/ml_comp/pool/n478_5 )
);
defparam \u_npu_integration/ml_comp/pool/n478_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/pool/n477_s1  (
	.I0(\u_npu_integration/ml_comp/pool/image_load ),
	.I1(\u_npu_integration/ml_comp/pool/n477_6 ),
	.I2(\u_npu_integration/ml_comp/pool/count [3]),
	.F(\u_npu_integration/ml_comp/pool/n477_5 )
);
defparam \u_npu_integration/ml_comp/pool/n477_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/pool/n514_s20  (
	.I0(\u_npu_integration/ml_comp/pool/count [2]),
	.I1(\u_npu_integration/ml_comp/pool/count [3]),
	.I2(\u_npu_integration/ml_comp/pool/count [1]),
	.I3(\u_npu_integration/ml_comp/pool/count [0]),
	.F(\u_npu_integration/ml_comp/pool/n514_29 )
);
defparam \u_npu_integration/ml_comp/pool/n514_s20 .INIT=16'h01E0;
LUT4 \u_npu_integration/ml_comp/pool/n510_s21  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [1]),
	.I3(\u_npu_integration/ml_comp/pool/count [3]),
	.F(\u_npu_integration/ml_comp/pool/n510_30 )
);
defparam \u_npu_integration/ml_comp/pool/n510_s21 .INIT=16'h18C2;
LUT4 \u_npu_integration/ml_comp/pool/n506_s20  (
	.I0(\u_npu_integration/ml_comp/pool/count [3]),
	.I1(\u_npu_integration/ml_comp/pool/count [0]),
	.I2(\u_npu_integration/ml_comp/pool/count [2]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n506_29 )
);
defparam \u_npu_integration/ml_comp/pool/n506_s20 .INIT=16'h120C;
LUT4 \u_npu_integration/ml_comp/pool/n516_s20  (
	.I0(\u_npu_integration/ml_comp/pool/count [2]),
	.I1(\u_npu_integration/ml_comp/pool/count [0]),
	.I2(\u_npu_integration/ml_comp/pool/count [3]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n516_29 )
);
defparam \u_npu_integration/ml_comp/pool/n516_s20 .INIT=16'h0A0C;
LUT4 \u_npu_integration/ml_comp/pool/n515_s20  (
	.I0(\u_npu_integration/ml_comp/pool/count [1]),
	.I1(\u_npu_integration/ml_comp/pool/count [3]),
	.I2(\u_npu_integration/ml_comp/pool/count [0]),
	.I3(\u_npu_integration/ml_comp/pool/count [2]),
	.F(\u_npu_integration/ml_comp/pool/n515_29 )
);
defparam \u_npu_integration/ml_comp/pool/n515_s20 .INIT=16'h04B0;
LUT4 \u_npu_integration/ml_comp/pool/n503_s20  (
	.I0(\u_npu_integration/ml_comp/pool/count [1]),
	.I1(\u_npu_integration/ml_comp/pool/count [3]),
	.I2(\u_npu_integration/ml_comp/pool/count [0]),
	.I3(\u_npu_integration/ml_comp/pool/count [2]),
	.F(\u_npu_integration/ml_comp/pool/n503_29 )
);
defparam \u_npu_integration/ml_comp/pool/n503_s20 .INIT=16'h0130;
LUT4 \u_npu_integration/ml_comp/pool/n502_s19  (
	.I0(\u_npu_integration/ml_comp/pool/count [2]),
	.I1(\u_npu_integration/ml_comp/pool/count [3]),
	.I2(\u_npu_integration/ml_comp/pool/count [0]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n502_27 )
);
defparam \u_npu_integration/ml_comp/pool/n502_s19 .INIT=16'h0110;
LUT2 \u_npu_integration/ml_comp/pool/n480_s1  (
	.I0(\u_npu_integration/ml_comp/pool/image_load ),
	.I1(\u_npu_integration/ml_comp/pool/count [0]),
	.F(\u_npu_integration/ml_comp/pool/n480_5 )
);
defparam \u_npu_integration/ml_comp/pool/n480_s1 .INIT=4'hB;
LUT4 \u_npu_integration/ml_comp/pool/n507_s33  (
	.I0(\u_npu_integration/ml_comp/pool/count [1]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [3]),
	.I3(\u_npu_integration/ml_comp/pool/count [0]),
	.F(\u_npu_integration/ml_comp/pool/n507_48 )
);
defparam \u_npu_integration/ml_comp/pool/n507_s33 .INIT=16'h3B40;
LUT4 \u_npu_integration/ml_comp/pool/n508_s33  (
	.I0(\u_npu_integration/ml_comp/pool/count [3]),
	.I1(\u_npu_integration/ml_comp/pool/count [2]),
	.I2(\u_npu_integration/ml_comp/pool/count [0]),
	.I3(\u_npu_integration/ml_comp/pool/count [1]),
	.F(\u_npu_integration/ml_comp/pool/n508_48 )
);
defparam \u_npu_integration/ml_comp/pool/n508_s33 .INIT=16'h2CD0;
LUT4 \u_npu_integration/ml_comp/pool/n854_s1  (
	.I0(\u_npu_integration/layer_in_data_Z [7]),
	.I1(\u_npu_integration/ml_comp/pool/max [7]),
	.I2(\u_npu_integration/ml_comp/pool/n854_8 ),
	.I3(\u_npu_integration/ml_comp/pool/n854_9 ),
	.F(\u_npu_integration/ml_comp/pool/n854_4 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s1 .INIT=16'hB000;
LUT4 \u_npu_integration/ml_comp/pool/n854_s2  (
	.I0(\u_npu_integration/ml_comp/pool/n854_10 ),
	.I1(\u_npu_integration/ml_comp/pool/n854_11 ),
	.I2(\u_npu_integration/ml_comp/pool/n854_12 ),
	.I3(\u_npu_integration/ml_comp/pool/n854_13 ),
	.F(\u_npu_integration/ml_comp/pool/n854_5 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s2 .INIT=16'h1F00;
LUT4 \u_npu_integration/ml_comp/pool/n854_s3  (
	.I0(\u_npu_integration/ml_comp/pool/n854_14 ),
	.I1(\u_npu_integration/ml_comp/pool/max [7]),
	.I2(\u_npu_integration/layer_in_data_Z [7]),
	.I3(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n854_6 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s3 .INIT=16'h0071;
LUT3 \u_npu_integration/ml_comp/pool/n854_s4  (
	.I0(\u_npu_integration/ml_comp/pool/r_image_valid ),
	.I1(\u_npu_integration/ml_comp/pool/image_load ),
	.I2(\u_npu_integration/pool_mode ),
	.F(\u_npu_integration/ml_comp/pool/n854_7 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s4 .INIT=8'h0E;
LUT3 \u_npu_integration/ml_comp/pool/n477_s2  (
	.I0(\u_npu_integration/ml_comp/pool/count [0]),
	.I1(\u_npu_integration/ml_comp/pool/count [1]),
	.I2(\u_npu_integration/ml_comp/pool/count [2]),
	.F(\u_npu_integration/ml_comp/pool/n477_6 )
);
defparam \u_npu_integration/ml_comp/pool/n477_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/pool/n854_s5  (
	.I0(\u_npu_integration/layer_in_data_Z [4]),
	.I1(\u_npu_integration/ml_comp/pool/max [4]),
	.I2(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n854_8 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s5 .INIT=8'h0D;
LUT4 \u_npu_integration/ml_comp/pool/n854_s6  (
	.I0(\u_npu_integration/ml_comp/pool/max [6]),
	.I1(\u_npu_integration/layer_in_data_Z [6]),
	.I2(\u_npu_integration/ml_comp/pool/max [5]),
	.I3(\u_npu_integration/layer_in_data_Z [5]),
	.F(\u_npu_integration/ml_comp/pool/n854_9 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s6 .INIT=16'hB0BB;
LUT2 \u_npu_integration/ml_comp/pool/n854_s7  (
	.I0(\u_npu_integration/layer_in_data_Z [2]),
	.I1(\u_npu_integration/ml_comp/pool/max [2]),
	.F(\u_npu_integration/ml_comp/pool/n854_10 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s7 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/pool/n854_s8  (
	.I0(\u_npu_integration/ml_comp/pool/n854_15 ),
	.I1(\u_npu_integration/ml_comp/pool/max [1]),
	.I2(\u_npu_integration/layer_in_data_Z [1]),
	.F(\u_npu_integration/ml_comp/pool/n854_11 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s8 .INIT=8'h4D;
LUT4 \u_npu_integration/ml_comp/pool/n854_s9  (
	.I0(\u_npu_integration/ml_comp/pool/max [3]),
	.I1(\u_npu_integration/layer_in_data_Z [3]),
	.I2(\u_npu_integration/ml_comp/pool/max [2]),
	.I3(\u_npu_integration/layer_in_data_Z [2]),
	.F(\u_npu_integration/ml_comp/pool/n854_12 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s9 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ml_comp/pool/n854_s10  (
	.I0(\u_npu_integration/layer_in_data_Z [4]),
	.I1(\u_npu_integration/ml_comp/pool/max [4]),
	.I2(\u_npu_integration/layer_in_data_Z [3]),
	.I3(\u_npu_integration/ml_comp/pool/max [3]),
	.F(\u_npu_integration/ml_comp/pool/n854_13 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s10 .INIT=16'hB0BB;
LUT4 \u_npu_integration/ml_comp/pool/n854_s11  (
	.I0(\u_npu_integration/ml_comp/pool/max [6]),
	.I1(\u_npu_integration/layer_in_data_Z [6]),
	.I2(\u_npu_integration/layer_in_data_Z [5]),
	.I3(\u_npu_integration/ml_comp/pool/max [5]),
	.F(\u_npu_integration/ml_comp/pool/n854_14 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s11 .INIT=16'hD4DD;
LUT3 \u_npu_integration/ml_comp/pool/n854_s12  (
	.I0(\u_npu_integration/ml_comp/pool/max [0]),
	.I1(\u_npu_integration/layer_in_data_Z_0_3 ),
	.I2(\u_npu_integration/layer_in_data_Z_0_4 ),
	.F(\u_npu_integration/ml_comp/pool/n854_15 )
);
defparam \u_npu_integration/ml_comp/pool/n854_s12 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/pool/n330_s2  (
	.I0(\u_npu_integration/pool_layer_in_read ),
	.I1(\u_npu_integration/ml_comp/pool/pool_load_longed ),
	.I2(\u_npu_integration/ml_comp/pool/image_rst_d ),
	.I3(\u_npu_integration/ml_comp/pool/image_out_addr_next_d ),
	.F(\u_npu_integration/ml_comp/pool/n330_7 )
);
defparam \u_npu_integration/ml_comp/pool/n330_s2 .INIT=16'h5554;
LUT4 \u_npu_integration/ml_comp/pool/n476_s1  (
	.I0(\u_npu_integration/ml_comp/pool/n455_1 ),
	.I1(\u_npu_integration/layer_in_data_Z_0_3 ),
	.I2(\u_npu_integration/layer_in_data_Z_0_4 ),
	.I3(\u_npu_integration/ml_comp/pool/image_load ),
	.F(\u_npu_integration/ml_comp/pool/n476_5 )
);
defparam \u_npu_integration/ml_comp/pool/n476_s1 .INIT=16'h03AA;
LUT4 \u_npu_integration/ml_comp/pool/n41_s1  (
	.I0(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 ),
	.I1(\u_npu_integration/out_cstate [0]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/out_cstate [1]),
	.F(\u_npu_integration/ml_comp/pool/n41_5 )
);
defparam \u_npu_integration/ml_comp/pool/n41_s1 .INIT=16'hBAAA;
LUT4 \u_npu_integration/ml_comp/pool/sum_15_s4  (
	.I0(\u_npu_integration/ml_comp/pool/r_image_valid ),
	.I1(\u_npu_integration/ml_comp/pool/state [0]),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.I3(\u_npu_integration/ml_comp/pool/state [1]),
	.F(\u_npu_integration/ml_comp/pool/sum_15_9 )
);
defparam \u_npu_integration/ml_comp/pool/sum_15_s4 .INIT=16'h5455;
DFFC \u_npu_integration/ml_comp/pool/pool_load_longed_s0  (
	.D(\u_npu_integration/ml_comp/pool/n330_7 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_load_longed )
);
defparam \u_npu_integration/ml_comp/pool/pool_load_longed_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_out_valid_delay_2_s0  (
	.D(\u_npu_integration/ml_comp/addr_out_valid_delay [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/addr_out_valid_delay [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_valid_delay_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_out_valid_delay_1_s0  (
	.D(\u_npu_integration/ml_comp/addr_out_valid_delay [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/addr_out_valid_delay [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_valid_delay_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_out_valid_delay_0_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/addr_out_valid_delay [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_valid_delay_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/r_image_valid_s0  (
	.D(\u_npu_integration/pool_layer_in_read ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/r_image_valid )
);
defparam \u_npu_integration/ml_comp/pool/r_image_valid_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/image_load_s0  (
	.D(\u_npu_integration/ml_comp/pool/n341_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/image_load )
);
defparam \u_npu_integration/ml_comp/pool/image_load_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/image_unload_s0  (
	.D(\u_npu_integration/ml_comp/pool/image_preunload ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/image_unload )
);
defparam \u_npu_integration/ml_comp/pool/image_unload_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_15_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_14_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_13_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_12_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_11_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_10_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_9_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_8_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_7_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_6_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_5_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_4_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_3_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_2_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_1_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_out_0_s0  (
	.D(\u_npu_integration/ml_comp/pool/pool_addr_out [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/addr_out [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_out_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_7_s0  (
	.D(\u_npu_integration/layer_in_data_Z [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [7])
);
defparam \u_npu_integration/ml_comp/pool/max_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_6_s0  (
	.D(\u_npu_integration/layer_in_data_Z [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [6])
);
defparam \u_npu_integration/ml_comp/pool/max_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_5_s0  (
	.D(\u_npu_integration/layer_in_data_Z [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [5])
);
defparam \u_npu_integration/ml_comp/pool/max_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_4_s0  (
	.D(\u_npu_integration/layer_in_data_Z [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [4])
);
defparam \u_npu_integration/ml_comp/pool/max_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_3_s0  (
	.D(\u_npu_integration/layer_in_data_Z [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [3])
);
defparam \u_npu_integration/ml_comp/pool/max_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_2_s0  (
	.D(\u_npu_integration/layer_in_data_Z [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [2])
);
defparam \u_npu_integration/ml_comp/pool/max_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_1_s0  (
	.D(\u_npu_integration/layer_in_data_Z [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [1])
);
defparam \u_npu_integration/ml_comp/pool/max_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/max_0_s0  (
	.D(\u_npu_integration/layer_in_data_Z [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/n854_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/max [0])
);
defparam \u_npu_integration/ml_comp/pool/max_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_15_s0  (
	.D(\u_npu_integration/ml_comp/pool/n461_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [15])
);
defparam \u_npu_integration/ml_comp/pool/sum_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_14_s0  (
	.D(\u_npu_integration/ml_comp/pool/n462_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [14])
);
defparam \u_npu_integration/ml_comp/pool/sum_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_13_s0  (
	.D(\u_npu_integration/ml_comp/pool/n463_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [13])
);
defparam \u_npu_integration/ml_comp/pool/sum_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_12_s0  (
	.D(\u_npu_integration/ml_comp/pool/n464_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [12])
);
defparam \u_npu_integration/ml_comp/pool/sum_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_11_s0  (
	.D(\u_npu_integration/ml_comp/pool/n465_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [11])
);
defparam \u_npu_integration/ml_comp/pool/sum_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_10_s0  (
	.D(\u_npu_integration/ml_comp/pool/n466_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [10])
);
defparam \u_npu_integration/ml_comp/pool/sum_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_9_s0  (
	.D(\u_npu_integration/ml_comp/pool/n467_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [9])
);
defparam \u_npu_integration/ml_comp/pool/sum_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_8_s0  (
	.D(\u_npu_integration/ml_comp/pool/n468_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [8])
);
defparam \u_npu_integration/ml_comp/pool/sum_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_7_s0  (
	.D(\u_npu_integration/ml_comp/pool/n469_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [7])
);
defparam \u_npu_integration/ml_comp/pool/sum_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_6_s0  (
	.D(\u_npu_integration/ml_comp/pool/n470_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [6])
);
defparam \u_npu_integration/ml_comp/pool/sum_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_5_s0  (
	.D(\u_npu_integration/ml_comp/pool/n471_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [5])
);
defparam \u_npu_integration/ml_comp/pool/sum_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_4_s0  (
	.D(\u_npu_integration/ml_comp/pool/n472_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [4])
);
defparam \u_npu_integration/ml_comp/pool/sum_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_3_s0  (
	.D(\u_npu_integration/ml_comp/pool/n473_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [3])
);
defparam \u_npu_integration/ml_comp/pool/sum_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_2_s0  (
	.D(\u_npu_integration/ml_comp/pool/n474_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [2])
);
defparam \u_npu_integration/ml_comp/pool/sum_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_1_s0  (
	.D(\u_npu_integration/ml_comp/pool/n475_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [1])
);
defparam \u_npu_integration/ml_comp/pool/sum_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/sum_0_s0  (
	.D(\u_npu_integration/ml_comp/pool/n476_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/sum [0])
);
defparam \u_npu_integration/ml_comp/pool/sum_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/count_3_s0  (
	.D(\u_npu_integration/ml_comp/pool/n477_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/count [3])
);
defparam \u_npu_integration/ml_comp/pool/count_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/count_2_s0  (
	.D(\u_npu_integration/ml_comp/pool/n478_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/count [2])
);
defparam \u_npu_integration/ml_comp/pool/count_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/count_1_s0  (
	.D(\u_npu_integration/ml_comp/pool/n479_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/count [1])
);
defparam \u_npu_integration/ml_comp/pool/count_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/count_0_s0  (
	.D(\u_npu_integration/ml_comp/pool/n480_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/count [0])
);
defparam \u_npu_integration/ml_comp/pool/count_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_22_s1  (
	.D(\u_npu_integration/ml_comp/pool/n598_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [22])
);
defparam \u_npu_integration/ml_comp/pool/value_out_22_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_21_s1  (
	.D(\u_npu_integration/ml_comp/pool/n599_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [21])
);
defparam \u_npu_integration/ml_comp/pool/value_out_21_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_20_s1  (
	.D(\u_npu_integration/ml_comp/pool/n600_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [20])
);
defparam \u_npu_integration/ml_comp/pool/value_out_20_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_19_s1  (
	.D(\u_npu_integration/ml_comp/pool/n601_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [19])
);
defparam \u_npu_integration/ml_comp/pool/value_out_19_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_18_s1  (
	.D(\u_npu_integration/ml_comp/pool/n602_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [18])
);
defparam \u_npu_integration/ml_comp/pool/value_out_18_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_17_s1  (
	.D(\u_npu_integration/ml_comp/pool/n603_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [17])
);
defparam \u_npu_integration/ml_comp/pool/value_out_17_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_16_s1  (
	.D(\u_npu_integration/ml_comp/pool/n604_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [16])
);
defparam \u_npu_integration/ml_comp/pool/value_out_16_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/value_out_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/n605_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/image_unload ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/value_out [15])
);
defparam \u_npu_integration/ml_comp/pool/value_out_15_s1 .INIT=1'b0;
DFFPE \u_npu_integration/ml_comp/pool/q_mem_rdy_s1  (
	.D(\u_npu_integration/ml_comp/pool/n41_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/q_mem_rdy_8 ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/q_mem_rdy )
);
defparam \u_npu_integration/ml_comp/pool/q_mem_rdy_s1 .INIT=1'b1;
MULT18X18 \u_npu_integration/ml_comp/pool/n517_s1  (
	.ASIGN(VCC),
	.BSIGN(VCC),
	.CE(\u_npu_integration/ml_comp/pool/sum_15_6 ),
	.CLK(HCLK),
	.RESET(\u_npu_integration/n673_6 ),
	.ASEL(GND),
	.BSEL(GND),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({\u_npu_integration/ml_comp/pool/n461_3 , \u_npu_integration/ml_comp/pool/n461_3 , \u_npu_integration/ml_comp/pool/n461_3 , \u_npu_integration/ml_comp/pool/n462_3 , \u_npu_integration/ml_comp/pool/n463_3 , \u_npu_integration/ml_comp/pool/n464_3 , \u_npu_integration/ml_comp/pool/n465_3 , \u_npu_integration/ml_comp/pool/n466_3 , \u_npu_integration/ml_comp/pool/n467_3 , \u_npu_integration/ml_comp/pool/n468_3 , \u_npu_integration/ml_comp/pool/n469_3 , \u_npu_integration/ml_comp/pool/n470_3 , \u_npu_integration/ml_comp/pool/n471_3 , \u_npu_integration/ml_comp/pool/n472_3 , \u_npu_integration/ml_comp/pool/n473_3 , \u_npu_integration/ml_comp/pool/n474_3 , \u_npu_integration/ml_comp/pool/n475_3 , \u_npu_integration/ml_comp/pool/n476_5 }),
	.B({GND, GND, GND, \u_npu_integration/ml_comp/pool/n502_27 , \u_npu_integration/ml_comp/pool/n503_29 , \u_npu_integration/ml_comp/pool/n504_33 , \u_npu_integration/ml_comp/pool/n505_33 , \u_npu_integration/ml_comp/pool/n506_29 , \u_npu_integration/ml_comp/pool/n507_48 , \u_npu_integration/ml_comp/pool/n508_48 , \u_npu_integration/ml_comp/pool/n509_33 , \u_npu_integration/ml_comp/pool/n510_30 , \u_npu_integration/ml_comp/pool/n511_33 , \u_npu_integration/ml_comp/pool/n512_34 , \u_npu_integration/ml_comp/pool/n513_45 , \u_npu_integration/ml_comp/pool/n514_29 , \u_npu_integration/ml_comp/pool/n515_29 , \u_npu_integration/ml_comp/pool/n516_29 }),
	.SOA({\u_npu_integration/ml_comp/pool/SOA [17:0]}),
	.SOB({\u_npu_integration/ml_comp/pool/SOB [17:0]}),
	.DOUT({\u_npu_integration/ml_comp/pool/DOUT [35:23], \u_npu_integration/ml_comp/pool/n526_2 , \u_npu_integration/ml_comp/pool/n527_2 , \u_npu_integration/ml_comp/pool/n528_2 , \u_npu_integration/ml_comp/pool/n529_2 , \u_npu_integration/ml_comp/pool/n530_2 , \u_npu_integration/ml_comp/pool/n531_2 , \u_npu_integration/ml_comp/pool/n532_2 , \u_npu_integration/ml_comp/pool/n533_2 , \u_npu_integration/ml_comp/pool/DOUT [14:0]})
);
defparam \u_npu_integration/ml_comp/pool/n517_s1 .AREG=1'b1;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .BREG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .SOA_REG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .OUT_REG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .PIPE_REG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .ASIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .BSIGN_REG=1'b0;
defparam \u_npu_integration/ml_comp/pool/n517_s1 .MULT_RESET_MODE="ASYNC";
ALU \u_npu_integration/ml_comp/pool/n455_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [0]),
	.I1(\u_npu_integration/layer_in_data_Z [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/n455_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n455_1 )
);
defparam \u_npu_integration/ml_comp/pool/n455_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n454_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [1]),
	.I1(\u_npu_integration/layer_in_data_Z [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n455_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n454_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n454_1 )
);
defparam \u_npu_integration/ml_comp/pool/n454_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n453_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [2]),
	.I1(\u_npu_integration/layer_in_data_Z [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n454_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n453_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n453_1 )
);
defparam \u_npu_integration/ml_comp/pool/n453_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n452_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [3]),
	.I1(\u_npu_integration/layer_in_data_Z [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n453_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n452_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n452_1 )
);
defparam \u_npu_integration/ml_comp/pool/n452_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n451_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [4]),
	.I1(\u_npu_integration/layer_in_data_Z [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n452_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n451_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n451_1 )
);
defparam \u_npu_integration/ml_comp/pool/n451_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n450_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [5]),
	.I1(\u_npu_integration/layer_in_data_Z [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n451_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n450_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n450_1 )
);
defparam \u_npu_integration/ml_comp/pool/n450_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n449_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [6]),
	.I1(\u_npu_integration/layer_in_data_Z [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n450_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n449_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n449_1 )
);
defparam \u_npu_integration/ml_comp/pool/n449_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n448_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [7]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n449_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n448_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n448_1 )
);
defparam \u_npu_integration/ml_comp/pool/n448_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n447_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [8]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n448_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n447_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n447_1 )
);
defparam \u_npu_integration/ml_comp/pool/n447_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n446_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [9]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n447_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n446_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n446_1 )
);
defparam \u_npu_integration/ml_comp/pool/n446_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n445_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [10]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n446_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n445_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n445_1 )
);
defparam \u_npu_integration/ml_comp/pool/n445_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n444_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [11]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n445_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n444_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n444_1 )
);
defparam \u_npu_integration/ml_comp/pool/n444_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n443_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [12]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n444_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n443_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n443_1 )
);
defparam \u_npu_integration/ml_comp/pool/n443_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n442_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [13]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n443_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n442_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n442_1 )
);
defparam \u_npu_integration/ml_comp/pool/n442_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n441_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [14]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n442_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n441_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/n441_1 )
);
defparam \u_npu_integration/ml_comp/pool/n441_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/n440_s  (
	.I0(\u_npu_integration/ml_comp/pool/sum [15]),
	.I1(\u_npu_integration/layer_in_data_Z [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/n441_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/n440_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/n440_1 )
);
defparam \u_npu_integration/ml_comp/pool/n440_s .ALU_MODE=0;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n262_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n238_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n262_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n262_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n263_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n239_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n263_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n263_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n264_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n240_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n264_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n264_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n265_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n265_4 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n241_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n265_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n265_s0 .INIT=8'hAC;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n266_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n242_1 ),
	.I1(\u_npu_integration/pool_padding [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n266_4 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n266_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n266_s0 .INIT=16'hC3AA;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n267_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n243_1 ),
	.I1(\u_npu_integration/pool_padding [1]),
	.I2(\u_npu_integration/pool_padding [0]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n267_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n267_s0 .INIT=16'h3CAA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n268_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n244_1 ),
	.I1(\u_npu_integration/pool_padding [0]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n268_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n268_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n380_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n355_1 ),
	.I1(\u_npu_integration/pool_start_address [15]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n380_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n380_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n381_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n356_1 ),
	.I1(\u_npu_integration/pool_start_address [14]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n381_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n381_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n382_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n357_1 ),
	.I1(\u_npu_integration/pool_start_address [13]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n382_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n382_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n383_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n358_1 ),
	.I1(\u_npu_integration/pool_start_address [12]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n383_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n383_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n384_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n359_1 ),
	.I1(\u_npu_integration/pool_start_address [11]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n384_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n384_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n385_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n360_1 ),
	.I1(\u_npu_integration/pool_start_address [10]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n385_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n385_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n386_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n361_1 ),
	.I1(\u_npu_integration/pool_start_address [9]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n386_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n386_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n387_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n362_1 ),
	.I1(\u_npu_integration/pool_start_address [8]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n387_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n387_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n388_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n363_1 ),
	.I1(\u_npu_integration/pool_start_address [7]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n388_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n388_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n389_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n364_1 ),
	.I1(\u_npu_integration/pool_start_address [6]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n389_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n389_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n390_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n365_1 ),
	.I1(\u_npu_integration/pool_start_address [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n390_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n390_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n391_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n366_1 ),
	.I1(\u_npu_integration/pool_start_address [4]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n391_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n391_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n392_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n367_1 ),
	.I1(\u_npu_integration/pool_start_address [3]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n392_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n392_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n393_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n368_1 ),
	.I1(\u_npu_integration/pool_start_address [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n393_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n393_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n394_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n369_1 ),
	.I1(\u_npu_integration/pool_start_address [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n394_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n394_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n395_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n370_1 ),
	.I1(\u_npu_integration/pool_start_address [0]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n395_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n395_s0 .INIT=8'hCA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n397_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n373_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n397_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n397_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n398_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n374_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n398_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n398_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n399_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n375_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n399_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n399_s0 .INIT=8'h5C;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n400_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n265_4 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n376_1 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n400_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n400_s0 .INIT=8'hAC;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n401_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n377_1 ),
	.I1(\u_npu_integration/pool_padding [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n266_4 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n401_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n401_s0 .INIT=16'hC3AA;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n402_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n378_1 ),
	.I1(\u_npu_integration/pool_padding [1]),
	.I2(\u_npu_integration/pool_padding [0]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n402_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n402_s0 .INIT=16'h3CAA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n403_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n379_1 ),
	.I1(\u_npu_integration/pool_padding [0]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n403_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n403_s0 .INIT=8'hCA;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_s  (
	.I0(\u_npu_integration/pixel_x [7]),
	.I1(\u_npu_integration/image_en ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_3 ),
	.I3(\u_npu_integration/n693_34 ),
	.F(\u_npu_integration/pool_layer_in_read )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_s .INIT=16'h4000;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_4 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n878_5 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n878_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s0 .INIT=16'h4000;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n926_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n926_4 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n926_5 ),
	.I2(\u_npu_integration/ml_comp/reg_mem_ready_Z_3 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s0 .INIT=16'h0F44;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n892_s11  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n892_16 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle ),
	.I2(\u_npu_integration/ml_comp/pool/q_mem_rdy ),
	.I3(\u_npu_integration/ml_comp/pool/state [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n892_15 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n892_s11 .INIT=16'h0F11;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n894_s16  (
	.I0(\u_npu_integration/ml_comp/pool/q_mem_rdy ),
	.I1(\u_npu_integration/ml_comp/pool/state [0]),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n894_23 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n894_s16 .INIT=8'hE3;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n895_s11  (
	.I0(\u_npu_integration/ml_comp/pool/q_mem_rdy ),
	.I1(\u_npu_integration/ml_comp/pool/state [2]),
	.I2(\u_npu_integration/ml_comp/image_rst_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n895_17 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n895_s11 .INIT=8'hF8;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s2  (
	.I0(\u_npu_integration/ml_comp/pool/state [1]),
	.I1(\u_npu_integration/ml_comp/pool/state [2]),
	.I2(\u_npu_integration/ml_comp/pool/state [0]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_7 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s2 .INIT=16'h1000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/image_rst_s2  (
	.I0(\u_npu_integration/ml_comp/pool/state [0]),
	.I1(\u_npu_integration/ml_comp/pool/state [1]),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.F(\u_npu_integration/ml_comp/image_rst_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_rst_s2 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n324_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n926_5 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s3 .INIT=16'hFF40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/xx_7_s3  (
	.I0(\u_npu_integration/image_en ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_7_s3 .INIT=8'hF8;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_en_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_en_9 ),
	.I1(\u_npu_integration/ml_comp/pool/state [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_en_10 ),
	.I3(\u_npu_integration/ml_comp/pool/state [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_en_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_en_s3 .INIT=16'h1107;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_s3 .INIT=8'h4F;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/state_2_s3  (
	.I0(\u_npu_integration/ml_comp/pool/state [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_en_10 ),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_en_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/state_2_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_2_s3 .INIT=16'h5341;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/state_0_s4  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/state_0_12 ),
	.I1(\u_npu_integration/ml_comp/pool/state [1]),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_en_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/state_0_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_0_s4 .INIT=16'h3037;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n184_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n120_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n184_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n184_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n183_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n119_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n183_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n183_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n182_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n118_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n182_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n182_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n181_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n117_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n181_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n181_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n180_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n116_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n180_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n180_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n179_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n115_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n179_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n179_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n178_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n114_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n178_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n178_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n177_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n113_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n177_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n177_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n176_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n112_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n176_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n176_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n175_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n111_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n175_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n175_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n174_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n110_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n174_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n174_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n173_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n109_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n173_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n173_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n172_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n108_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n172_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n172_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n171_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n107_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n171_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n171_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n170_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n106_1 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n170_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n170_s3 .INIT=8'h40;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n697_s24  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [0]),
	.I1(\u_npu_integration/pool_dim_im_in_y [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n697_36 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s24 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n693_s24  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [0]),
	.I1(\u_npu_integration/pool_dim_im_in_x [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n693_36 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s24 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n574_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n574_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n574_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n573_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n573_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n573_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n572_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n572_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n572_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n572_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n571_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n571_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n571_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n571_s1 .INIT=8'h14;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n570_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n571_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n570_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n570_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n569_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n569_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n569_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n569_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n568_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n568_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n568_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n568_s1 .INIT=8'h14;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n523_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n523_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n523_s1 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n522_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n522_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n522_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n521_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n521_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n521_s1 .INIT=16'h7800;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n520_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n520_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [3]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n520_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n520_s1 .INIT=8'h60;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n519_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n519_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n519_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n519_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n518_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n519_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/yy [5]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n518_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n518_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n517_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n517_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [6]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n517_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n517_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n516_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n516_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n516_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n516_s1 .INIT=8'h14;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n515_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n515_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n515_s1 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n514_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n514_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n514_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n513_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n513_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n513_s1 .INIT=16'h7800;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n512_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n512_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [3]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n512_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n512_s1 .INIT=8'h60;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n511_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n511_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n511_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n511_s1 .INIT=8'h60;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n510_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n511_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/xx [5]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n510_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n510_s1 .INIT=16'h0708;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n509_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n509_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [6]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n509_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n509_s1 .INIT=8'h14;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n508_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n508_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n508_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n508_s1 .INIT=8'h14;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n260_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n235_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n260_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n260_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n259_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n234_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n259_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n259_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n258_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n233_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n258_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n258_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n257_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n232_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n257_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n257_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n256_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n231_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n256_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n256_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n255_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n230_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n255_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n255_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n254_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n229_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n254_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n254_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n253_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n228_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n253_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n253_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n252_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n227_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n252_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n252_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n251_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n226_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n251_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n251_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n250_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n225_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n250_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n250_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n249_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n224_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n249_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n249_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n248_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n223_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n248_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n248_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n247_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n222_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n247_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n247_s1 .INIT=4'h4;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n246_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n221_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n246_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n246_s1 .INIT=4'h4;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n265_s1  (
	.I0(\u_npu_integration/pool_padding [2]),
	.I1(\u_npu_integration/pool_padding [1]),
	.I2(\u_npu_integration/pool_padding [0]),
	.I3(\u_npu_integration/pool_padding [3]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n265_4 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n265_s1 .INIT=16'h01FE;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n266_s1  (
	.I0(\u_npu_integration/pool_padding [1]),
	.I1(\u_npu_integration/pool_padding [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n266_4 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n266_s1 .INIT=4'h1;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_s0  (
	.I0(\u_npu_integration/pixel_y [7]),
	.I1(\u_npu_integration/n697_34 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pool_layer_in_read_s0 .INIT=4'h4;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n878_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_7 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n878_8 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n878_9 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_4 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s1 .INIT=8'h07;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_10 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n878_7 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n878_11 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n878_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s2 .INIT=16'h0BF0;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_12 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n878_13 ),
	.I2(\u_npu_integration/pool_ch_im_in [3]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n878_14 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s3 .INIT=16'h4100;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n926_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_4 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s1 .INIT=4'h1;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n926_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n926_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n926_7 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n926_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s2 .INIT=8'h80;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n892_s12  (
	.I0(\u_npu_integration/ml_comp/pool/state [1]),
	.I1(\u_npu_integration/ml_comp/pool/state [0]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_en_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n892_16 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n892_s12 .INIT=8'h07;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n926_5 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s3 .INIT=8'h40;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/image_en_s4  (
	.I0(\u_npu_integration/ml_comp/reg_mem_ready_Z_4 ),
	.I1(\u_npu_integration/ml_comp/pool/state [2]),
	.I2(\u_npu_integration/ml_comp/pool/state [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_en_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_en_s4 .INIT=8'hD3;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_en_s5  (
	.I0(\u_npu_integration/ml_comp/pool_start ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_7 ),
	.I2(\u_npu_integration/ml_comp/pool/state [1]),
	.I3(\u_npu_integration/ml_comp/pool/state [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_en_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_en_s5 .INIT=16'h0305;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n572_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n572_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n572_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n571_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n571_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n571_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n569_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n571_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n569_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n569_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n568_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n571_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n568_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n568_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n520_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n520_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n520_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n519_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/yy [3]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n519_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n519_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n517_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n519_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n517_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n517_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n516_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [6]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n519_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n516_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n516_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n512_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n512_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n512_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n511_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [2]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/xx [3]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n511_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n511_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n509_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n511_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n509_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n509_s2 .INIT=8'h80;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n508_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [6]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n511_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n508_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n508_s2 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n878_s4  (
	.I0(\u_npu_integration/pool_ch_im_in [6]),
	.I1(\u_npu_integration/pool_ch_im_in [5]),
	.I2(\u_npu_integration/pool_ch_im_in [4]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s4 .INIT=8'h01;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s5  (
	.I0(\u_npu_integration/pool_ch_im_in [3]),
	.I1(\u_npu_integration/pool_ch_im_in [2]),
	.I2(\u_npu_integration/pool_ch_im_in [1]),
	.I3(\u_npu_integration/pool_ch_im_in [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s5 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s6  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_15 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.I2(\u_npu_integration/pool_ch_im_in [7]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s6 .INIT=16'hB00B;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s7  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.I1(\u_npu_integration/pool_ch_im_in [7]),
	.I2(\u_npu_integration/pool_ch_im_in [8]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s7 .INIT=16'hF400;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s8  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_8 ),
	.I1(\u_npu_integration/pool_ch_im_in [4]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n878_16 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_11 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s8 .INIT=16'hE83A;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s9  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n878_17 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I2(\u_npu_integration/pool_ch_im_in [1]),
	.I3(\u_npu_integration/pool_ch_im_in [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_12 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s9 .INIT=16'h7DDB;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s10  (
	.I0(\u_npu_integration/pool_ch_im_in [2]),
	.I1(\u_npu_integration/pool_ch_im_in [1]),
	.I2(\u_npu_integration/pool_ch_im_in [0]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_13 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s10 .INIT=16'hFE01;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s11  (
	.I0(\u_npu_integration/pool_ch_im_in [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.I2(\u_npu_integration/pool_ch_im_in [8]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n878_18 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_14 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s11 .INIT=16'h4F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n926_s3  (
	.I0(\u_npu_integration/pool_dim_kernel [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I3(\u_npu_integration/pool_dim_kernel [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s3 .INIT=16'h9009;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n926_s4  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [6]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/yy [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s4 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n926_s5  (
	.I0(\u_npu_integration/pool_dim_kernel [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [3]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/yy [2]),
	.I3(\u_npu_integration/pool_dim_kernel [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n926_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n926_s5 .INIT=16'h9009;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s12  (
	.I0(\u_npu_integration/pool_ch_im_in [5]),
	.I1(\u_npu_integration/pool_ch_im_in [4]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n878_8 ),
	.I3(\u_npu_integration/pool_ch_im_in [6]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_15 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s12 .INIT=16'hEF00;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n878_s13  (
	.I0(\u_npu_integration/pool_ch_im_in [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_16 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s13 .INIT=4'h9;
LUT2 \u_npu_integration/ml_comp/pool/addr_gen/n878_s14  (
	.I0(\u_npu_integration/pool_ch_im_in [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_17 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s14 .INIT=4'h9;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n878_s15  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n878_15 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.I3(\u_npu_integration/pool_ch_im_in [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n878_18 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n878_s15 .INIT=16'h0BB0;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s6  (
	.I0(\u_npu_integration/pool_dim_kernel [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [3]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I3(\u_npu_integration/pool_dim_kernel [1]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_11 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s6 .INIT=16'h9009;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s7  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [5]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [6]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/xx [7]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_12 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s7 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s8  (
	.I0(\u_npu_integration/pool_dim_kernel [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [2]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I3(\u_npu_integration/pool_dim_kernel [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_13 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s8 .INIT=16'h9009;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s5  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_11 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_12 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_13 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s5 .INIT=16'h1555;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s9  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_11 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_12 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_13 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s9 .INIT=16'h8000;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_s3 .INIT=8'h0E;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/last_rd_wait_Z_s0  (
	.I0(\u_npu_integration/ml_comp/pool/state [0]),
	.I1(\u_npu_integration/ml_comp/pool/state [2]),
	.I2(\u_npu_integration/ml_comp/pool/state [1]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/last_rd_wait_Z )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/last_rd_wait_Z_s0 .INIT=8'h10;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n261_s2  (
	.I0(\u_npu_integration/pool_padding [3]),
	.I1(\u_npu_integration/pool_padding [2]),
	.I2(\u_npu_integration/pool_padding [1]),
	.I3(\u_npu_integration/pool_padding [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n261_s2 .INIT=16'h0001;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_s5  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n926_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n926_7 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n926_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_11 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_s5 .INIT=16'h1555;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/state_0_s6  (
	.I0(\u_npu_integration/out_cstate [0]),
	.I1(\u_npu_integration/out_nstate_1_10 ),
	.I2(\u_npu_integration/out_cstate [1]),
	.I3(\u_npu_integration/ml_comp/pool/state [0]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/state_0_12 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_0_s6 .INIT=16'hBF00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_s4  (
	.I0(\u_npu_integration/in_cstate [0]),
	.I1(\u_npu_integration/in_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/pool_layer_in_read ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_s4 .INIT=16'h40FF;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s6  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_11 ),
	.I1(\u_npu_integration/image_en ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s6 .INIT=16'h5540;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n52_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n20_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n52_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n52_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n53_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n21_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n53_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n53_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n54_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n22_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n54_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n54_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n55_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n23_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n55_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n55_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n56_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n24_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n56_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n56_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n57_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n25_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n57_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n57_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n58_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n26_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n58_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n58_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n59_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n27_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n59_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n59_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n60_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n28_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n60_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n60_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n61_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n29_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n61_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n61_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n62_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n30_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n62_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n62_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n63_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n31_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n63_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n63_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n64_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n32_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n64_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n64_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n65_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n33_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n65_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n65_s2 .INIT=8'h20;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n66_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n34_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n66_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n66_s3 .INIT=8'h20;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n612_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n596_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n612_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n612_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n613_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n597_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n613_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n613_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n614_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n598_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n614_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n614_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n615_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n599_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n615_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n615_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n616_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n600_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n616_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n616_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n617_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n601_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n617_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n617_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n618_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n602_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n618_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n618_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n619_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n603_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n619_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n619_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n620_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n604_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n620_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n620_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n621_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n605_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n621_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n621_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n622_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n606_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n622_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n622_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n623_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n607_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n623_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n623_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n624_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n608_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n624_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n624_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n625_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n609_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n625_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n625_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n626_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n610_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n626_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n626_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n627_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/n611_1 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n627_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n627_s2 .INIT=16'h2F00;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n896_s12  (
	.I0(\u_npu_integration/ml_comp/pool/pool_addr_out_valid ),
	.I1(\u_npu_integration/ml_comp/pool/state [0]),
	.I2(\u_npu_integration/ml_comp/pool/state [2]),
	.I3(\u_npu_integration/ml_comp/pool/state [1]),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n896_18 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n896_s12 .INIT=16'hA3AA;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n575_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n575_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n575_s3 .INIT=16'h21AA;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_s4  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_s4 .INIT=8'hB0;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n893_s19  (
	.I0(\u_npu_integration/ml_comp/pool/state [0]),
	.I1(\u_npu_integration/ml_comp/pool/state [2]),
	.I2(\u_npu_integration/ml_comp/pool/state [1]),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/state_0_9 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n893_28 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n893_s19 .INIT=16'hD2F0;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n51_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n51_10 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_15 ),
	.I2(\u_npu_integration/image_en ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n51_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n51_s3 .INIT=8'h10;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n169_s4  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n169_10 ),
	.I1(\u_npu_integration/image_en ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n169_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n169_s4 .INIT=8'h04;
LUT4 \u_npu_integration/ml_comp/pool/addr_gen/n245_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [15]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n221_2 ),
	.I3(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n245_7 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n245_s2 .INIT=16'h0096;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n261_s3  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n261_9 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n261_8 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n261_s3 .INIT=8'h1D;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n396_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n396_6 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/n261_6 ),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n396_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n396_s1 .INIT=8'h35;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n51_s4  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [15]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n20_2 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n51_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n51_s4 .INIT=8'h69;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n169_s5  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [15]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n106_2 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n169_10 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n169_s5 .INIT=8'h69;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n261_s4  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/x [7]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n238_2 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n261_9 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n261_s4 .INIT=8'h69;
LUT3 \u_npu_integration/ml_comp/pool/addr_gen/n396_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/y [7]),
	.I2(\u_npu_integration/ml_comp/pool/addr_gen/n373_2 ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n396_6 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n396_s2 .INIT=8'h69;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_15_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_14_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_13_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_12_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_11_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_10_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_9_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_8_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_7_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_6_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_5_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_4_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_3_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_2_s0  (
	.D(\u_npu_integration/ml_comp/layer_in_addr_0 [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/r_layer_in_addr_0 [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_1_s0  (
	.D(\u_npu_integration/layer_in_addr [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/r_layer_in_addr [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_0_s0  (
	.D(\u_npu_integration/layer_in_addr [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/pool_layer_in_read ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/r_layer_in_addr [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_layer_in_addr_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/image_rst_d_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/image_rst ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/image_rst_d )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_rst_d_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_next_d_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/last_rd_wait_Z ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/image_out_addr_next_d )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_next_d_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n878_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/go_to_idle )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/go_to_idle_s0 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n926_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n909_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_14_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n910_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_13_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n911_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_12_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n912_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_11_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n913_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_10_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n914_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_9_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n915_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_8_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n916_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_7_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n917_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_6_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n918_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_5_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n919_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_4_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n920_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_3_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n921_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_2_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n922_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_1_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n923_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_0_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n924_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_0_s0 .INIT=1'b0;
DFFPE \u_npu_integration/ml_comp/pool/addr_gen/image_rst_s0  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n898_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/image_rst_6 ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_rst )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_rst_s0 .INIT=1'b1;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n52_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n53_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n54_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n55_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n56_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n57_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n58_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n59_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n60_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n61_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n62_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n63_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n64_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n65_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n66_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n245_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n246_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n247_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n248_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n249_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n250_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n251_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n252_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n253_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n254_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n255_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n256_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n257_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n258_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n259_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n260_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n261_8 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n262_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n263_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n264_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n265_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n266_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n267_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/x_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n268_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/x [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/x_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n380_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n381_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n382_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n383_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n384_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n385_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n386_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n387_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n388_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n389_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n390_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n391_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n392_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n393_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n394_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n395_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n396_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n397_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n398_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n399_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n400_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n401_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n402_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/y_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n403_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/y [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/y_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n508_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n509_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n510_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n511_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n512_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n513_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n514_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/xx_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n515_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/xx_7_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/xx [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/xx_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n516_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n517_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n518_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n519_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n520_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n521_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n522_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/yy_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n523_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/yy_7_13 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/yy [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/yy_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n568_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n569_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n570_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n571_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n572_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n573_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n574_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_7_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n612_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n613_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n614_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n615_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n616_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n617_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n618_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n619_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n620_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n621_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n622_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n623_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n624_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n625_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n626_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n627_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_15_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_en_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n895_17 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_en_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/image_en )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_en_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n51_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_14_10 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n169_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_14_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n170_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_13_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n171_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_12_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n172_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_11_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n173_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_10_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n174_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_9_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n175_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_8_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n176_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_7_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n177_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_6_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n178_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_5_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n179_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_4_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n180_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_3_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n181_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n182_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_1_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n183_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n184_7 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_15_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/state_2_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n892_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/state_2_8 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/state [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/ml_comp/pool/addr_gen/state_0_s1  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n894_23 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/ml_comp/pool/addr_gen/state_0_9 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/state [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_0_s1 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/r_out_valid_s3  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n896_18 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/pool_addr_out_valid )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/r_out_valid_s3 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_0_s3  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n575_8 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/image_out_ch_0_s3 .INIT=1'b0;
DFFC \u_npu_integration/ml_comp/pool/addr_gen/state_1_s4  (
	.D(\u_npu_integration/ml_comp/pool/addr_gen/n893_28 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/ml_comp/pool/state [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/state_1_s4 .INIT=1'b0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n34_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [0]),
	.I1(\u_npu_integration/pool_ch_im_in [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n34_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n34_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n34_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n33_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [1]),
	.I1(\u_npu_integration/pool_ch_im_in [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n34_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n33_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n33_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n33_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n32_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [2]),
	.I1(\u_npu_integration/pool_ch_im_in [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n33_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n32_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n32_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n32_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n31_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [3]),
	.I1(\u_npu_integration/pool_ch_im_in [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n32_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n31_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n31_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n31_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n30_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [4]),
	.I1(\u_npu_integration/pool_ch_im_in [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n31_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n30_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n30_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n30_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n29_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [5]),
	.I1(\u_npu_integration/pool_ch_im_in [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n30_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n29_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n29_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n29_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n28_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [6]),
	.I1(\u_npu_integration/pool_ch_im_in [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n29_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n28_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n28_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n28_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n27_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [7]),
	.I1(\u_npu_integration/pool_ch_im_in [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n28_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n27_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n27_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n27_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n26_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [8]),
	.I1(\u_npu_integration/pool_ch_im_in [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n27_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n26_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n26_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n26_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n25_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n26_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n25_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n25_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n25_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n24_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n25_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n24_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n24_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n24_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n23_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n24_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n23_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n23_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n23_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n22_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n23_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n22_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n22_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n22_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n21_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n22_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n21_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n21_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n21_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n20_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n21_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n20_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n20_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n20_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n120_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [0]),
	.I1(\u_npu_integration/pool_image_row_size [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n120_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n120_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n120_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n119_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [1]),
	.I1(\u_npu_integration/pool_image_row_size [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n120_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n119_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n119_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n119_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n118_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [2]),
	.I1(\u_npu_integration/pool_image_row_size [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n119_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n118_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n118_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n118_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n117_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [3]),
	.I1(\u_npu_integration/pool_image_row_size [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n118_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n117_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n117_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n117_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n116_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [4]),
	.I1(\u_npu_integration/pool_image_row_size [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n117_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n116_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n116_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n116_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n115_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [5]),
	.I1(\u_npu_integration/pool_image_row_size [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n116_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n115_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n115_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n115_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n114_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [6]),
	.I1(\u_npu_integration/pool_image_row_size [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n115_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n114_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n114_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n114_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n113_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [7]),
	.I1(\u_npu_integration/pool_image_row_size [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n114_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n113_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n113_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n113_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n112_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [8]),
	.I1(\u_npu_integration/pool_image_row_size [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n113_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n112_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n112_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n112_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n111_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [9]),
	.I1(\u_npu_integration/pool_image_row_size [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n112_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n111_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n111_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n111_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n110_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [10]),
	.I1(\u_npu_integration/pool_image_row_size [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n111_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n110_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n110_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n110_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n109_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [11]),
	.I1(\u_npu_integration/pool_image_row_size [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n110_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n109_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n109_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n109_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n108_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [12]),
	.I1(\u_npu_integration/pool_image_row_size [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n109_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n108_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n108_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n108_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n107_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [13]),
	.I1(\u_npu_integration/pool_image_row_size [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n108_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n107_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n107_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n107_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n106_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n107_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n106_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n106_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n106_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n235_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [0]),
	.I1(\u_npu_integration/pool_stride_row_size [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n235_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n235_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n235_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n234_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [1]),
	.I1(\u_npu_integration/pool_stride_row_size [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n235_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n234_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n234_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n234_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n233_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [2]),
	.I1(\u_npu_integration/pool_stride_row_size [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n234_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n233_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n233_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n233_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n232_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [3]),
	.I1(\u_npu_integration/pool_stride_row_size [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n233_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n232_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n232_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n232_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n231_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [4]),
	.I1(\u_npu_integration/pool_stride_row_size [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n232_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n231_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n231_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n231_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n230_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [5]),
	.I1(\u_npu_integration/pool_stride_row_size [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n231_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n230_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n230_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n230_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n229_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [6]),
	.I1(\u_npu_integration/pool_stride_row_size [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n230_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n229_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n229_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n229_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n228_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [7]),
	.I1(\u_npu_integration/pool_stride_row_size [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n229_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n228_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n228_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n228_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n227_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [8]),
	.I1(\u_npu_integration/pool_stride_row_size [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n228_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n227_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n227_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n227_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n226_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [9]),
	.I1(\u_npu_integration/pool_stride_row_size [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n227_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n226_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n226_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n226_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n225_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n226_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n225_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n225_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n225_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n224_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n225_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n224_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n224_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n224_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n223_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n224_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n223_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n223_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n223_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n222_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n223_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n222_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n222_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n222_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n221_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n222_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n221_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n221_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n221_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n244_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [0]),
	.I1(\u_npu_integration/pool_stride [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n244_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n244_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n244_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n243_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [1]),
	.I1(\u_npu_integration/pool_stride [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n244_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n243_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n243_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n243_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n242_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [2]),
	.I1(\u_npu_integration/pool_stride [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n243_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n242_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n242_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n242_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n241_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [3]),
	.I1(\u_npu_integration/pool_stride [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n242_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n241_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n241_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n241_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n240_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/x [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n241_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n240_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n240_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n240_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n239_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/x [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n240_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n239_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n239_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n239_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n238_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/x [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n239_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n238_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n238_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n238_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n370_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [0]),
	.I1(\u_npu_integration/pool_stride_col_size [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n370_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n370_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n370_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n369_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [1]),
	.I1(\u_npu_integration/pool_stride_col_size [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n370_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n369_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n369_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n369_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n368_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [2]),
	.I1(\u_npu_integration/pool_stride_col_size [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n369_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n368_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n368_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n368_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n367_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [3]),
	.I1(\u_npu_integration/pool_stride_col_size [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n368_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n367_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n367_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n367_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n366_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [4]),
	.I1(\u_npu_integration/pool_stride_col_size [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n367_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n366_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n366_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n366_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n365_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [5]),
	.I1(\u_npu_integration/pool_stride_col_size [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n366_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n365_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n365_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n365_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n364_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [6]),
	.I1(\u_npu_integration/pool_stride_col_size [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n365_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n364_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n364_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n364_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n363_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [7]),
	.I1(\u_npu_integration/pool_stride_col_size [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n364_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n363_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n363_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n363_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n362_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [8]),
	.I1(\u_npu_integration/pool_stride_col_size [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n363_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n362_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n362_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n362_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n361_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [9]),
	.I1(\u_npu_integration/pool_stride_col_size [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n362_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n361_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n361_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n361_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n360_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [10]),
	.I1(\u_npu_integration/pool_stride_col_size [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n361_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n360_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n360_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n360_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n359_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [11]),
	.I1(\u_npu_integration/pool_stride_col_size [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n360_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n359_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n359_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n359_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n358_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [12]),
	.I1(\u_npu_integration/pool_stride_col_size [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n359_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n358_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n358_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n358_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n357_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [13]),
	.I1(\u_npu_integration/pool_stride_col_size [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n358_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n357_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n357_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n357_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n356_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [14]),
	.I1(\u_npu_integration/pool_stride_col_size [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n357_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n356_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n356_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n356_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n355_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [15]),
	.I1(\u_npu_integration/pool_stride_col_size [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n356_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n355_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n355_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n355_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n379_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [0]),
	.I1(\u_npu_integration/pool_stride [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n379_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n379_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n379_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n378_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [1]),
	.I1(\u_npu_integration/pool_stride [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n379_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n378_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n378_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n378_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n377_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [2]),
	.I1(\u_npu_integration/pool_stride [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n378_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n377_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n377_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n377_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n376_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [3]),
	.I1(\u_npu_integration/pool_stride [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n377_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n376_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n376_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n376_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n375_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/y [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n376_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n375_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n375_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n375_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n374_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/y [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n375_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n374_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n374_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n374_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n373_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/y [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n374_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n373_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n373_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n373_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n611_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [0]),
	.I1(\u_npu_integration/pool_ch_im_in [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n611_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n611_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n611_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n610_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [1]),
	.I1(\u_npu_integration/pool_ch_im_in [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n611_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n610_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n610_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n610_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n609_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [2]),
	.I1(\u_npu_integration/pool_ch_im_in [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n610_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n609_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n609_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n609_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n608_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [3]),
	.I1(\u_npu_integration/pool_ch_im_in [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n609_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n608_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n608_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n608_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n607_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [4]),
	.I1(\u_npu_integration/pool_ch_im_in [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n608_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n607_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n607_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n607_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n606_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [5]),
	.I1(\u_npu_integration/pool_ch_im_in [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n607_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n606_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n606_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n606_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n605_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [6]),
	.I1(\u_npu_integration/pool_ch_im_in [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n606_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n605_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n605_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n605_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n604_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [7]),
	.I1(\u_npu_integration/pool_ch_im_in [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n605_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n604_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n604_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n604_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n603_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [8]),
	.I1(\u_npu_integration/pool_ch_im_in [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n604_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n603_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n603_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n603_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n602_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n603_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n602_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n602_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n602_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n601_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n602_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n601_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n601_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n601_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n600_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n601_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n600_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n600_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n600_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n599_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n600_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n599_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n599_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n599_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n598_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n599_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n598_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n598_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n598_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n597_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n598_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n597_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n597_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n597_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n596_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n597_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n596_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n596_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n596_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_1_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_1_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_2_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_1_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_2_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_3_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_2_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_3_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_4_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_3_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_4_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_5_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_4_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_5_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_6_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_5_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_6_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_7_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/xx [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_6_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_7_0_COUT ),
	.SUM(\u_npu_integration/pixel_x [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_x_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_1_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_1_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_2_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_1_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_2_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_3_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_2_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_3_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_4_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_3_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_4_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_5_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_4_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_5_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_6_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_5_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_6_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_7_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/yy [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_6_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_7_0_COUT ),
	.SUM(\u_npu_integration/pixel_y [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/pixel_y_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [8]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [9]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [10]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [11]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [12]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [13]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [14]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_col_offset [15]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_blk_row_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [8]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [9]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [10]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [11]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [12]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [13]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [14]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_4 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_row_offset [15]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_addr_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_4 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_1_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_3 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s0 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_3 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_6 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s1  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_1 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_3 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_6 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_2_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_5 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s1 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_8 ),
	.SUM(\u_npu_integration/layer_in_addr [0])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_0_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_8 ),
	.SUM(\u_npu_integration/layer_in_addr [1])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_1_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [2])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_2_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [3])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_3_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [4])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_4_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [5])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_5_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [6])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s2  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_5 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_6_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [7])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_7_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [8])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_8_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [9])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_9_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [10])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_10_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [11])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_11_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [12])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_12_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [13])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_13_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_8 ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [14])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s2  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_5 ),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_14_8 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_3_COUT ),
	.SUM(\u_npu_integration/ml_comp/layer_in_addr_0 [15])
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/layer_in_addr_15_s2 .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n924_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [0]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n924_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n924_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n924_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n923_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [1]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n924_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n923_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n923_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n923_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n922_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n923_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n922_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n922_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n922_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n921_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n922_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n921_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n921_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n921_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n920_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n921_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n920_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n920_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n920_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n919_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n920_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n919_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n919_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n919_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n918_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n919_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n918_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n918_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n918_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n917_s  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [7]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_ch [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n918_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n917_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n917_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n917_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n916_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [8]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n917_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n916_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n916_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n916_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n915_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [9]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n916_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n915_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n915_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n915_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n914_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [10]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n915_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n914_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n914_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n914_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n913_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [11]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n914_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n913_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n913_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n913_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n912_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [12]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n913_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n912_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n912_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n912_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n911_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [13]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n912_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n911_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n911_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n911_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n910_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [14]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n911_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n910_2 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n910_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n910_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n909_s  (
	.I0(GND),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/image_out_addr_offset [15]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n910_2 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n909_0_COUT ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n909_1 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n909_s .ALU_MODE=0;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s17  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n693_36 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/pool_dim_im_in_x [1]),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_22 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_18_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s17 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s18  (
	.I0(\u_npu_integration/pool_dim_im_in_x [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_22 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_24 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_19_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s18 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s19  (
	.I0(\u_npu_integration/pool_dim_im_in_x [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_24 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_26 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_20_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s19 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s20  (
	.I0(\u_npu_integration/pool_dim_im_in_x [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_26 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_28 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_21_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s20 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s21  (
	.I0(\u_npu_integration/pool_dim_im_in_x [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_28 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_30 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_22_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s21 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s22  (
	.I0(\u_npu_integration/pool_dim_im_in_x [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_x_0 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_30 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n693_32 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_23_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s22 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n693_s23  (
	.I0(\u_npu_integration/pool_dim_im_in_x [7]),
	.I1(\u_npu_integration/pixel_x [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n693_32 ),
	.COUT(\u_npu_integration/n693_34 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n693_24_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n693_s23 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s17  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/n697_36 ),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [1]),
	.I3(GND),
	.CIN(\u_npu_integration/pool_dim_im_in_y [1]),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_22 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_18_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s17 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s18  (
	.I0(\u_npu_integration/pool_dim_im_in_y [2]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_22 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_24 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_19_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s18 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s19  (
	.I0(\u_npu_integration/pool_dim_im_in_y [3]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_24 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_26 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_20_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s19 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s20  (
	.I0(\u_npu_integration/pool_dim_im_in_y [4]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_26 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_28 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_21_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s20 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s21  (
	.I0(\u_npu_integration/pool_dim_im_in_y [5]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_28 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_30 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_22_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s21 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s22  (
	.I0(\u_npu_integration/pool_dim_im_in_y [6]),
	.I1(\u_npu_integration/ml_comp/pool/addr_gen/pixel_y_0 [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_30 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n697_32 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_23_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s22 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n697_s23  (
	.I0(\u_npu_integration/pool_dim_im_in_y [7]),
	.I1(\u_npu_integration/pixel_y [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n697_32 ),
	.COUT(\u_npu_integration/n697_34 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n697_24_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n697_s23 .ALU_MODE=1;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n317_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [0]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n317_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n317_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n317_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n318_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [1]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n317_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n318_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n318_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n318_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n319_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [2]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n318_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n319_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n319_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n319_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n320_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [3]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n319_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n320_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n320_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n320_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n321_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [4]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n320_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n321_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n321_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n321_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n322_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [5]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n321_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n322_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n322_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n322_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n323_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [6]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n322_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n323_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n323_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n323_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n324_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/x [7]),
	.I1(\u_npu_integration/pool_image_dim_in_x_last [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n323_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n324_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n324_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n324_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n326_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [0]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n326_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n326_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n326_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n327_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [1]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [1]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n326_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n327_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n327_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n327_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n328_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [2]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [2]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n327_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n328_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n328_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n328_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n329_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [3]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [3]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n328_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n329_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n329_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n329_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n330_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [4]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [4]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n329_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n330_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n330_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n330_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n331_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [5]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [5]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n330_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n331_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n331_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n331_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n332_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [6]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [6]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n331_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n332_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n332_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n332_s0 .ALU_MODE=3;
ALU \u_npu_integration/ml_comp/pool/addr_gen/n333_s0  (
	.I0(\u_npu_integration/ml_comp/pool/addr_gen/y [7]),
	.I1(\u_npu_integration/pool_image_dim_in_y_last [7]),
	.I3(GND),
	.CIN(\u_npu_integration/ml_comp/pool/addr_gen/n332_3 ),
	.COUT(\u_npu_integration/ml_comp/pool/addr_gen/n333_3 ),
	.SUM(\u_npu_integration/ml_comp/pool/addr_gen/n333_1_SUM )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n333_s0 .ALU_MODE=3;
INV \u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_s3  (
	.I(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_valid ),
	.O(\u_npu_integration/ml_comp/pool/addr_gen/r_image_out_addr_15_6 )
);
LUT1 \u_npu_integration/ml_comp/pool/addr_gen/n898_s11  (
	.I0(\u_npu_integration/ml_comp/pool_start ),
	.F(\u_npu_integration/ml_comp/pool/addr_gen/n898_15 )
);
defparam \u_npu_integration/ml_comp/pool/addr_gen/n898_s11 .INIT=2'h1;
LUT2 \u_npu_integration/prc/mem_rd_acc_s0  (
	.I0(\u_npu_integration/in_cstate [1]),
	.I1(\u_npu_integration/prc/mem_rd_acc_4 ),
	.F(\u_npu_integration/prc/mem_rd_acc )
);
defparam \u_npu_integration/prc/mem_rd_acc_s0 .INIT=4'h4;
LUT4 \u_npu_integration/prc/n45_s0  (
	.I0(\u_npu_integration/prc/n45_4 ),
	.I1(\u_npu_integration/prc/n45_5 ),
	.I2(\u_npu_integration/prc/mem_rd_acc ),
	.I3(\u_npu_integration/prc/n45_6 ),
	.F(\u_npu_integration/prc/pri_mem_val )
);
defparam \u_npu_integration/prc/n45_s0 .INIT=16'hFF70;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [15]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [7]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_4 ),
	.F(\u_npu_integration/layer_in_data_Z [7])
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_6_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [14]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [6]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_6_3 ),
	.F(\u_npu_integration/layer_in_data_Z [6])
);
defparam \u_npu_integration/prc/layer_in_data_Z_6_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_5_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [13]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [5]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_5_3 ),
	.F(\u_npu_integration/layer_in_data_Z [5])
);
defparam \u_npu_integration/prc/layer_in_data_Z_5_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_4_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [12]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [4]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_4_3 ),
	.F(\u_npu_integration/layer_in_data_Z [4])
);
defparam \u_npu_integration/prc/layer_in_data_Z_4_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_3_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [3]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [11]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_3_3 ),
	.F(\u_npu_integration/layer_in_data_Z [3])
);
defparam \u_npu_integration/prc/layer_in_data_Z_3_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_2_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [2]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [10]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_2_3 ),
	.F(\u_npu_integration/layer_in_data_Z [2])
);
defparam \u_npu_integration/prc/layer_in_data_Z_2_s .INIT=16'hA0CF;
LUT4 \u_npu_integration/prc/layer_in_data_Z_1_s  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [1]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [9]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_1_3 ),
	.F(\u_npu_integration/layer_in_data_Z [1])
);
defparam \u_npu_integration/prc/layer_in_data_Z_1_s .INIT=16'hA0CF;
LUT2 \u_npu_integration/prc/layer_in_data_Z_0_s  (
	.I0(\u_npu_integration/layer_in_data_Z_0_3 ),
	.I1(\u_npu_integration/layer_in_data_Z_0_4 ),
	.F(\u_npu_integration/layer_in_data_Z [0])
);
defparam \u_npu_integration/prc/layer_in_data_Z_0_s .INIT=4'h1;
LUT3 \u_npu_integration/prc/out_nstate_1_s4  (
	.I0(\u_npu_integration/out_cstate [0]),
	.I1(\u_npu_integration/out_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.F(\u_npu_integration/prc/out_nstate_1_9 )
);
defparam \u_npu_integration/prc/out_nstate_1_s4 .INIT=8'h24;
LUT4 \u_npu_integration/prc/in_nstate_1_s4  (
	.I0(\u_npu_integration/in_cstate [0]),
	.I1(\u_npu_integration/out_nstate_1_10 ),
	.I2(\u_npu_integration/prc/mem_rd_acc_4 ),
	.I3(\u_npu_integration/in_cstate [1]),
	.F(\u_npu_integration/prc/in_nstate_1_9 )
);
defparam \u_npu_integration/prc/in_nstate_1_s4 .INIT=16'h11F0;
LUT4 \u_npu_integration/prc/out_nstate_0_s4  (
	.I0(\u_npu_integration/layer_out_write_Z ),
	.I1(\u_npu_integration/out_nstate_1_10 ),
	.I2(\u_npu_integration/out_cstate [1]),
	.I3(\u_npu_integration/out_cstate [0]),
	.F(\u_npu_integration/prc/out_nstate [0])
);
defparam \u_npu_integration/prc/out_nstate_0_s4 .INIT=16'h030A;
LUT3 \u_npu_integration/prc/in_nstate_0_s4  (
	.I0(\u_npu_integration/in_cstate [1]),
	.I1(\u_npu_integration/prc/mem_rd_acc_4 ),
	.I2(\u_npu_integration/prc/in_nstate_0_10 ),
	.F(\u_npu_integration/prc/in_nstate [0])
);
defparam \u_npu_integration/prc/in_nstate_0_s4 .INIT=8'h01;
LUT3 \u_npu_integration/prc/n84_s1  (
	.I0(\u_npu_integration/prc/n84_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_15_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [14])
);
defparam \u_npu_integration/prc/n84_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n85_s1  (
	.I0(\u_npu_integration/prc/n85_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_14_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [13])
);
defparam \u_npu_integration/prc/n85_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n86_s1  (
	.I0(\u_npu_integration/prc/n86_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_13_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [12])
);
defparam \u_npu_integration/prc/n86_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n87_s1  (
	.I0(\u_npu_integration/prc/n87_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_12_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [11])
);
defparam \u_npu_integration/prc/n87_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n88_s1  (
	.I0(\u_npu_integration/prc/n88_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_11_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [10])
);
defparam \u_npu_integration/prc/n88_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n89_s1  (
	.I0(\u_npu_integration/prc/n89_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_10_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [9])
);
defparam \u_npu_integration/prc/n89_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n90_s1  (
	.I0(\u_npu_integration/prc/n90_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_9_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [8])
);
defparam \u_npu_integration/prc/n90_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n91_s1  (
	.I0(\u_npu_integration/prc/n91_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_8_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [7])
);
defparam \u_npu_integration/prc/n91_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n92_s1  (
	.I0(\u_npu_integration/prc/n92_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_7_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [6])
);
defparam \u_npu_integration/prc/n92_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n93_s1  (
	.I0(\u_npu_integration/prc/n93_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_6_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [5])
);
defparam \u_npu_integration/prc/n93_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n94_s1  (
	.I0(\u_npu_integration/prc/n94_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_5_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [4])
);
defparam \u_npu_integration/prc/n94_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n95_s1  (
	.I0(\u_npu_integration/prc/n95_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_4_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [3])
);
defparam \u_npu_integration/prc/n95_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n96_s1  (
	.I0(\u_npu_integration/prc/n96_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_3_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [2])
);
defparam \u_npu_integration/prc/n96_s1 .INIT=8'h35;
LUT3 \u_npu_integration/prc/n97_s1  (
	.I0(\u_npu_integration/prc/n97_6 ),
	.I1(\u_npu_integration/layer_in_addr_Z_2_3 ),
	.I2(\u_npu_integration/prc/n84_10 ),
	.F(\u_npu_integration/prc/pri_mem_addr [1])
);
defparam \u_npu_integration/prc/n97_s1 .INIT=8'h35;
LUT4 \u_npu_integration/prc/mem_rd_acc_s1  (
	.I0(\u_npu_integration/out_cstate [0]),
	.I1(\u_npu_integration/out_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/in_cstate [0]),
	.F(\u_npu_integration/prc/mem_rd_acc_4 )
);
defparam \u_npu_integration/prc/mem_rd_acc_s1 .INIT=16'h1000;
LUT4 \u_npu_integration/prc/n45_s1  (
	.I0(\u_npu_integration/prc/n45_7 ),
	.I1(\u_npu_integration/prc/n45_8 ),
	.I2(\u_npu_integration/prc/n45_9 ),
	.I3(\u_npu_integration/prc/n45_10 ),
	.F(\u_npu_integration/prc/n45_4 )
);
defparam \u_npu_integration/prc/n45_s1 .INIT=16'h8000;
LUT4 \u_npu_integration/prc/n45_s2  (
	.I0(\u_npu_integration/prc/n45_11 ),
	.I1(\u_npu_integration/prc/n45_12 ),
	.I2(\u_npu_integration/prc/n45_13 ),
	.I3(\u_npu_integration/prc/n45_14 ),
	.F(\u_npu_integration/prc/n45_5 )
);
defparam \u_npu_integration/prc/n45_s2 .INIT=16'h4000;
LUT3 \u_npu_integration/prc/n45_s3  (
	.I0(\u_npu_integration/out_cstate [1]),
	.I1(\u_npu_integration/out_nstate_1_10 ),
	.I2(\u_npu_integration/out_cstate [0]),
	.F(\u_npu_integration/prc/n45_6 )
);
defparam \u_npu_integration/prc/n45_s3 .INIT=8'h40;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s0  (
	.I0(\u_npu_integration/pool_layer_in_read ),
	.I1(\u_npu_integration/r_layer_in_addr [1]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_5 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_6 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s0 .INIT=16'h4F00;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s1  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [31]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [23]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_4 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s1 .INIT=16'h03F5;
LUT4 \u_npu_integration/prc/layer_in_data_Z_6_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [30]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [22]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_6_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_6_s0 .INIT=16'h03F5;
LUT4 \u_npu_integration/prc/layer_in_data_Z_5_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [29]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [21]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_5_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_5_s0 .INIT=16'h03F5;
LUT4 \u_npu_integration/prc/layer_in_data_Z_4_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [28]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [20]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_4_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_4_s0 .INIT=16'h03F5;
LUT4 \u_npu_integration/prc/layer_in_data_Z_3_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [19]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [27]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_3_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_3_s0 .INIT=16'hF503;
LUT4 \u_npu_integration/prc/layer_in_data_Z_2_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [18]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [26]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_2_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_2_s0 .INIT=16'hF503;
LUT4 \u_npu_integration/prc/layer_in_data_Z_1_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [17]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [25]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_1_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_1_s0 .INIT=16'hF503;
LUT4 \u_npu_integration/prc/layer_in_data_Z_0_s0  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [24]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [16]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/layer_in_data_Z_0_3 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_0_s0 .INIT=16'h0305;
LUT4 \u_npu_integration/prc/layer_in_data_Z_0_s1  (
	.I0(\u_npu_integration/prc/pri_mem_rdata [8]),
	.I1(\u_npu_integration/prc/pri_mem_rdata [0]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_3 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_7 ),
	.F(\u_npu_integration/layer_in_data_Z_0_4 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_0_s1 .INIT=16'h3050;
LUT4 \u_npu_integration/prc/out_nstate_1_s5  (
	.I0(\u_npu_integration/prc/rwds_rd_done ),
	.I1(\u_npu_integration/prc/c_state [3]),
	.I2(\u_npu_integration/prc/n492_6 ),
	.I3(\u_npu_integration/prc/cmd_reg [47]),
	.F(\u_npu_integration/out_nstate_1_10 )
);
defparam \u_npu_integration/prc/out_nstate_1_s5 .INIT=16'h30FA;
LUT4 \u_npu_integration/prc/in_nstate_0_s5  (
	.I0(\u_npu_integration/n148_13 ),
	.I1(\u_npu_integration/prc/in_nstate_0_11 ),
	.I2(\u_npu_integration/in_cstate [0]),
	.I3(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/in_nstate_0_10 )
);
defparam \u_npu_integration/prc/in_nstate_0_s5 .INIT=16'h0A03;
LUT3 \u_npu_integration/prc/n84_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [15]),
	.I1(\u_npu_integration/prc/n84_8 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n84_6 )
);
defparam \u_npu_integration/prc/n84_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n85_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [14]),
	.I1(\u_npu_integration/prc/n85_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n85_6 )
);
defparam \u_npu_integration/prc/n85_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n86_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [13]),
	.I1(\u_npu_integration/prc/n86_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n86_6 )
);
defparam \u_npu_integration/prc/n86_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n87_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [12]),
	.I1(\u_npu_integration/prc/n87_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n87_6 )
);
defparam \u_npu_integration/prc/n87_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n88_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [11]),
	.I1(\u_npu_integration/prc/n88_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n88_6 )
);
defparam \u_npu_integration/prc/n88_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n89_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [10]),
	.I1(\u_npu_integration/prc/n89_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n89_6 )
);
defparam \u_npu_integration/prc/n89_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n90_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [9]),
	.I1(\u_npu_integration/prc/n90_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n90_6 )
);
defparam \u_npu_integration/prc/n90_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n91_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [8]),
	.I1(\u_npu_integration/prc/n91_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n91_6 )
);
defparam \u_npu_integration/prc/n91_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n92_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [7]),
	.I1(\u_npu_integration/prc/n92_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n92_6 )
);
defparam \u_npu_integration/prc/n92_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n93_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [6]),
	.I1(\u_npu_integration/prc/n93_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n93_6 )
);
defparam \u_npu_integration/prc/n93_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n94_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [5]),
	.I1(\u_npu_integration/prc/n94_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n94_6 )
);
defparam \u_npu_integration/prc/n94_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n95_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [4]),
	.I1(\u_npu_integration/prc/n95_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n95_6 )
);
defparam \u_npu_integration/prc/n95_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n96_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [3]),
	.I1(\u_npu_integration/prc/n96_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n96_6 )
);
defparam \u_npu_integration/prc/n96_s2 .INIT=8'h53;
LUT3 \u_npu_integration/prc/n97_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [2]),
	.I1(\u_npu_integration/prc/n97_7 ),
	.I2(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n97_6 )
);
defparam \u_npu_integration/prc/n97_s2 .INIT=8'h53;
LUT4 \u_npu_integration/prc/n45_s4  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [5]),
	.I1(\u_npu_integration/layer_in_addr_Z [5]),
	.I2(\u_npu_integration/layer_in_addr_Z [9]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [9]),
	.F(\u_npu_integration/prc/n45_7 )
);
defparam \u_npu_integration/prc/n45_s4 .INIT=16'h9009;
LUT4 \u_npu_integration/prc/n45_s5  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [8]),
	.I1(\u_npu_integration/layer_in_addr_Z [8]),
	.I2(\u_npu_integration/layer_in_addr_Z [15]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [15]),
	.F(\u_npu_integration/prc/n45_8 )
);
defparam \u_npu_integration/prc/n45_s5 .INIT=16'h9009;
LUT4 \u_npu_integration/prc/n45_s6  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [30]),
	.I1(\u_npu_integration/prc/mem_rd_addr_lch [3]),
	.I2(\u_npu_integration/layer_in_addr_Z [3]),
	.I3(\u_npu_integration/prc/n45_15 ),
	.F(\u_npu_integration/prc/n45_9 )
);
defparam \u_npu_integration/prc/n45_s6 .INIT=16'h0041;
LUT4 \u_npu_integration/prc/n45_s7  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [13]),
	.I1(\u_npu_integration/layer_in_addr_Z [13]),
	.I2(\u_npu_integration/layer_in_addr_Z [14]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [14]),
	.F(\u_npu_integration/prc/n45_10 )
);
defparam \u_npu_integration/prc/n45_s7 .INIT=16'h9009;
LUT2 \u_npu_integration/prc/n45_s8  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [10]),
	.I1(\u_npu_integration/layer_in_addr_Z [10]),
	.F(\u_npu_integration/prc/n45_11 )
);
defparam \u_npu_integration/prc/n45_s8 .INIT=4'h6;
LUT4 \u_npu_integration/prc/n45_s9  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [2]),
	.I1(\u_npu_integration/layer_in_addr_Z [2]),
	.I2(\u_npu_integration/layer_in_addr_Z [7]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [7]),
	.F(\u_npu_integration/prc/n45_12 )
);
defparam \u_npu_integration/prc/n45_s9 .INIT=16'h9009;
LUT4 \u_npu_integration/prc/n45_s10  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [6]),
	.I1(\u_npu_integration/layer_in_addr_Z [6]),
	.I2(\u_npu_integration/layer_in_addr_Z [12]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [12]),
	.F(\u_npu_integration/prc/n45_13 )
);
defparam \u_npu_integration/prc/n45_s10 .INIT=16'h9009;
LUT4 \u_npu_integration/prc/n45_s11  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [4]),
	.I1(\u_npu_integration/layer_in_addr_Z [4]),
	.I2(\u_npu_integration/layer_in_addr_Z [11]),
	.I3(\u_npu_integration/prc/mem_rd_addr_lch [11]),
	.F(\u_npu_integration/prc/n45_14 )
);
defparam \u_npu_integration/prc/n45_s11 .INIT=16'h9009;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s2  (
	.I0(\u_npu_integration/pixel_x [7]),
	.I1(\u_npu_integration/image_en ),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_8 ),
	.I3(\u_npu_integration/pool_start_10 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_5 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s2 .INIT=16'hBF00;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s3  (
	.I0(\u_npu_integration/reg_mem_addr [1]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/conv_layer_in_addr [1]),
	.I3(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_6 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s3 .INIT=16'hF0EE;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s4  (
	.I0(\u_npu_integration/pool_layer_in_read ),
	.I1(\u_npu_integration/r_layer_in_addr [0]),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_9 ),
	.I3(\u_npu_integration/prc/layer_in_data_Z_7_10 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_7 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s4 .INIT=16'h4F00;
LUT3 \u_npu_integration/prc/in_nstate_0_s6  (
	.I0(\u_npu_integration/pool_layer_in_read ),
	.I1(\u_npu_integration/reg_mem_read ),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/in_nstate_0_11 )
);
defparam \u_npu_integration/prc/in_nstate_0_s6 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n64_s4  (
	.I0(\u_npu_integration/addr_out [0]),
	.I1(\u_npu_integration/reg_mem_addr [0]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n64_8 )
);
defparam \u_npu_integration/prc/n64_s4 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n84_s4  (
	.I0(\u_npu_integration/addr_out [15]),
	.I1(\u_npu_integration/reg_mem_addr [15]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n84_8 )
);
defparam \u_npu_integration/prc/n84_s4 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n85_s3  (
	.I0(\u_npu_integration/addr_out [14]),
	.I1(\u_npu_integration/reg_mem_addr [14]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n85_7 )
);
defparam \u_npu_integration/prc/n85_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n86_s3  (
	.I0(\u_npu_integration/addr_out [13]),
	.I1(\u_npu_integration/reg_mem_addr [13]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n86_7 )
);
defparam \u_npu_integration/prc/n86_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n87_s3  (
	.I0(\u_npu_integration/addr_out [12]),
	.I1(\u_npu_integration/reg_mem_addr [12]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n87_7 )
);
defparam \u_npu_integration/prc/n87_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n88_s3  (
	.I0(\u_npu_integration/addr_out [11]),
	.I1(\u_npu_integration/reg_mem_addr [11]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n88_7 )
);
defparam \u_npu_integration/prc/n88_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n89_s3  (
	.I0(\u_npu_integration/addr_out [10]),
	.I1(\u_npu_integration/reg_mem_addr [10]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n89_7 )
);
defparam \u_npu_integration/prc/n89_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n90_s3  (
	.I0(\u_npu_integration/addr_out [9]),
	.I1(\u_npu_integration/reg_mem_addr [9]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n90_7 )
);
defparam \u_npu_integration/prc/n90_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n91_s3  (
	.I0(\u_npu_integration/addr_out [8]),
	.I1(\u_npu_integration/reg_mem_addr [8]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n91_7 )
);
defparam \u_npu_integration/prc/n91_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n92_s3  (
	.I0(\u_npu_integration/addr_out [7]),
	.I1(\u_npu_integration/reg_mem_addr [7]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n92_7 )
);
defparam \u_npu_integration/prc/n92_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n93_s3  (
	.I0(\u_npu_integration/addr_out [6]),
	.I1(\u_npu_integration/reg_mem_addr [6]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n93_7 )
);
defparam \u_npu_integration/prc/n93_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n94_s3  (
	.I0(\u_npu_integration/addr_out [5]),
	.I1(\u_npu_integration/reg_mem_addr [5]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n94_7 )
);
defparam \u_npu_integration/prc/n94_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n95_s3  (
	.I0(\u_npu_integration/addr_out [4]),
	.I1(\u_npu_integration/reg_mem_addr [4]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n95_7 )
);
defparam \u_npu_integration/prc/n95_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n96_s3  (
	.I0(\u_npu_integration/addr_out [3]),
	.I1(\u_npu_integration/reg_mem_addr [3]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n96_7 )
);
defparam \u_npu_integration/prc/n96_s3 .INIT=8'hAC;
LUT3 \u_npu_integration/prc/n97_s3  (
	.I0(\u_npu_integration/addr_out [2]),
	.I1(\u_npu_integration/reg_mem_addr [2]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n97_7 )
);
defparam \u_npu_integration/prc/n97_s3 .INIT=8'hAC;
LUT2 \u_npu_integration/prc/n45_s12  (
	.I0(\u_npu_integration/prc/mem_rd_addr_lch [16]),
	.I1(\u_npu_integration/layer_in_addr_Z [16]),
	.F(\u_npu_integration/prc/n45_15 )
);
defparam \u_npu_integration/prc/n45_s12 .INIT=4'h6;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s5  (
	.I0(\u_npu_integration/pixel_y [7]),
	.I1(\u_npu_integration/n693_34 ),
	.I2(\u_npu_integration/n697_34 ),
	.I3(\u_npu_integration/layer_in_addr [1]),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_8 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s5 .INIT=16'h4000;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s6  (
	.I0(\u_npu_integration/pixel_x [7]),
	.I1(\u_npu_integration/image_en ),
	.I2(\u_npu_integration/prc/layer_in_data_Z_7_11 ),
	.I3(\u_npu_integration/pool_start_10 ),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_9 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s6 .INIT=16'hBF00;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s7  (
	.I0(\u_npu_integration/reg_mem_addr [0]),
	.I1(\u_npu_integration/state [1]),
	.I2(\u_npu_integration/conv_layer_in_addr [0]),
	.I3(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_10 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s7 .INIT=16'hF0EE;
LUT3 \u_npu_integration/prc/n64_s6  (
	.I0(\u_npu_integration/addr_out [1]),
	.I1(\u_npu_integration/reg_mem_addr [1]),
	.I2(\u_npu_integration/state [1]),
	.F(\u_npu_integration/prc/n64_10 )
);
defparam \u_npu_integration/prc/n64_s6 .INIT=8'hAC;
LUT4 \u_npu_integration/prc/layer_in_data_Z_7_s8  (
	.I0(\u_npu_integration/pixel_y [7]),
	.I1(\u_npu_integration/n693_34 ),
	.I2(\u_npu_integration/n697_34 ),
	.I3(\u_npu_integration/layer_in_addr [0]),
	.F(\u_npu_integration/prc/layer_in_data_Z_7_11 )
);
defparam \u_npu_integration/prc/layer_in_data_Z_7_s8 .INIT=16'h4000;
LUT4 \u_npu_integration/prc/n62_s3  (
	.I0(\u_npu_integration/prc/n45_6 ),
	.I1(\u_npu_integration/conv_layer_out_addr [1]),
	.I2(\u_npu_integration/prc/n64_10 ),
	.I3(\u_npu_integration/state [0]),
	.F(\u_npu_integration/prc/n62_8 )
);
defparam \u_npu_integration/prc/n62_s3 .INIT=16'h88A0;
LUT4 \u_npu_integration/prc/n64_s7  (
	.I0(\u_npu_integration/conv_layer_out_addr [1]),
	.I1(\u_npu_integration/prc/n64_10 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/prc/n45_6 ),
	.F(\u_npu_integration/prc/n64_12 )
);
defparam \u_npu_integration/prc/n64_s7 .INIT=16'h5300;
LUT4 \u_npu_integration/prc/n61_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [0]),
	.I1(\u_npu_integration/prc/n64_8 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/prc/n62_8 ),
	.F(\u_npu_integration/prc/pri_mem_wstb [3])
);
defparam \u_npu_integration/prc/n61_s2 .INIT=16'hAC00;
LUT4 \u_npu_integration/prc/n62_s4  (
	.I0(\u_npu_integration/conv_layer_out_addr [0]),
	.I1(\u_npu_integration/prc/n64_8 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/prc/n62_8 ),
	.F(\u_npu_integration/prc/pri_mem_wstb [2])
);
defparam \u_npu_integration/prc/n62_s4 .INIT=16'h5300;
LUT4 \u_npu_integration/prc/n63_s2  (
	.I0(\u_npu_integration/conv_layer_out_addr [0]),
	.I1(\u_npu_integration/prc/n64_8 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/prc/n64_12 ),
	.F(\u_npu_integration/prc/pri_mem_wstb [1])
);
defparam \u_npu_integration/prc/n63_s2 .INIT=16'hAC00;
LUT4 \u_npu_integration/prc/n64_s8  (
	.I0(\u_npu_integration/conv_layer_out_addr [0]),
	.I1(\u_npu_integration/prc/n64_8 ),
	.I2(\u_npu_integration/state [0]),
	.I3(\u_npu_integration/prc/n64_12 ),
	.F(\u_npu_integration/prc/pri_mem_wstb [0])
);
defparam \u_npu_integration/prc/n64_s8 .INIT=16'h5300;
LUT4 \u_npu_integration/prc/n84_s5  (
	.I0(\u_npu_integration/n311_17 ),
	.I1(\u_npu_integration/out_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/out_cstate [0]),
	.F(\u_npu_integration/prc/n84_10 )
);
defparam \u_npu_integration/prc/n84_s5 .INIT=16'h4555;
LUT4 \u_npu_integration/prc/n83_s1  (
	.I0(\u_npu_integration/layer_in_addr_Z [16]),
	.I1(\u_npu_integration/out_cstate [1]),
	.I2(\u_npu_integration/out_nstate_1_10 ),
	.I3(\u_npu_integration/out_cstate [0]),
	.F(\u_npu_integration/prc/pri_mem_addr [15])
);
defparam \u_npu_integration/prc/n83_s1 .INIT=16'h9AAA;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_30_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [30])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_30_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_16_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [16])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_16_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_15_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [15])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_15_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_14_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [14])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_14_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_13_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [13])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_13_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_12_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [12])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_12_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_11_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [11])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_11_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_10_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [10])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_10_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_9_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [9])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_9_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_8_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [8])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_8_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_7_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [7])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_7_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_6_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [6])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_6_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_5_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [5])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_5_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_4_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [4])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_4_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_3_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [3])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_3_s0 .INIT=1'b1;
DFFPE \u_npu_integration/prc/mem_rd_addr_lch_2_s0  (
	.D(\u_npu_integration/layer_in_addr_Z [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/mem_rd_acc ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/mem_rd_addr_lch [2])
);
defparam \u_npu_integration/prc/mem_rd_addr_lch_2_s0 .INIT=1'b1;
DFFC \u_npu_integration/prc/in_cstate_1_s0  (
	.D(\u_npu_integration/prc/in_nstate_1_9 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/in_cstate [1])
);
defparam \u_npu_integration/prc/in_cstate_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/in_cstate_0_s0  (
	.D(\u_npu_integration/prc/in_nstate [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/in_cstate [0])
);
defparam \u_npu_integration/prc/in_cstate_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/out_cstate_1_s0  (
	.D(\u_npu_integration/prc/out_nstate_1_9 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/out_cstate [1])
);
defparam \u_npu_integration/prc/out_cstate_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/out_cstate_0_s0  (
	.D(\u_npu_integration/prc/out_nstate [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/out_cstate [0])
);
defparam \u_npu_integration/prc/out_cstate_0_s0 .INIT=1'b0;
LUT3 \u_npu_integration/prc/pri/n335_s0  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I1(\u_npu_integration/prc/c_state [3]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n335_3 )
);
defparam \u_npu_integration/prc/pri/n335_s0 .INIT=8'h10;
LUT4 \u_npu_integration/prc/pri/n394_s0  (
	.I0(\u_npu_integration/prc/pri/rwds_in [1]),
	.I1(\u_npu_integration/prc/pri/rwds_in [3]),
	.I2(\u_npu_integration/prc/pri/rwds_in [2]),
	.I3(\u_npu_integration/prc/pri/rwds_in [0]),
	.F(\u_npu_integration/prc/pri/n394_3 )
);
defparam \u_npu_integration/prc/pri/n394_s0 .INIT=16'h1000;
LUT4 \u_npu_integration/prc/pri/n482_s0  (
	.I0(\u_npu_integration/prc/c_state [3]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [1]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n482_3 )
);
defparam \u_npu_integration/prc/pri/n482_s0 .INIT=16'hBFC4;
LUT4 \u_npu_integration/prc/pri/n337_s1  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I2(\u_npu_integration/prc/c_state [3]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n303_12 )
);
defparam \u_npu_integration/prc/pri/n337_s1 .INIT=16'h0700;
LUT4 \u_npu_integration/prc/pri/n_state_1_s22  (
	.I0(\u_npu_integration/prc/pri/n_state_1_33 ),
	.I1(\u_npu_integration/prc/pri/n_state_1_34 ),
	.I2(\u_npu_integration/prc/pri/n_state_1_35 ),
	.I3(\u_npu_integration/prc/pri/c_state_0 [0]),
	.F(\u_npu_integration/prc/pri/n_state [1])
);
defparam \u_npu_integration/prc/pri/n_state_1_s22 .INIT=16'h0305;
LUT4 \u_npu_integration/prc/pri/n73_s1  (
	.I0(\u_npu_integration/prc/pri_mem_wstb [0]),
	.I1(\u_npu_integration/prc/pri_mem_wstb [1]),
	.I2(\u_npu_integration/prc/pri_mem_wstb [2]),
	.I3(\u_npu_integration/prc/pri_mem_wstb [3]),
	.F(\u_npu_integration/prc/pri/n73_4 )
);
defparam \u_npu_integration/prc/pri/n73_s1 .INIT=16'h0001;
LUT2 \u_npu_integration/prc/pri/n304_s7  (
	.I0(\u_npu_integration/prc/pri/r_wdata [30]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n304_11 )
);
defparam \u_npu_integration/prc/pri/n304_s7 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n305_s7  (
	.I0(\u_npu_integration/prc/pri/r_wdata [29]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n305_11 )
);
defparam \u_npu_integration/prc/pri/n305_s7 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n306_s7  (
	.I0(\u_npu_integration/prc/pri/r_wdata [28]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n306_11 )
);
defparam \u_npu_integration/prc/pri/n306_s7 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n307_s7  (
	.I0(\u_npu_integration/prc/pri/r_wdata [27]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n307_11 )
);
defparam \u_npu_integration/prc/pri/n307_s7 .INIT=4'h8;
LUT4 \u_npu_integration/prc/pri/n316_s7  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [2]),
	.I1(\u_npu_integration/prc/pri/n316_12 ),
	.I2(\u_npu_integration/prc/pri/n316_13 ),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n316_11 )
);
defparam \u_npu_integration/prc/pri/n316_s7 .INIT=16'h8F88;
LUT4 \u_npu_integration/prc/pri/n317_s7  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [1]),
	.I1(\u_npu_integration/prc/pri/n316_12 ),
	.I2(\u_npu_integration/prc/pri/n317_12 ),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n317_11 )
);
defparam \u_npu_integration/prc/pri/n317_s7 .INIT=16'h8F88;
LUT4 \u_npu_integration/prc/pri/n303_s8  (
	.I0(\u_npu_integration/prc/cmd_reg [47]),
	.I1(\u_npu_integration/prc/pri/r_wdata [31]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n303_14 )
);
defparam \u_npu_integration/prc/pri/n303_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n308_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [42]),
	.I1(\u_npu_integration/prc/pri/r_wdata [26]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n308_13 )
);
defparam \u_npu_integration/prc/pri/n308_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n309_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [41]),
	.I1(\u_npu_integration/prc/pri/r_wdata [25]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n309_13 )
);
defparam \u_npu_integration/prc/pri/n309_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n310_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [40]),
	.I1(\u_npu_integration/prc/pri/r_wdata [24]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n310_13 )
);
defparam \u_npu_integration/prc/pri/n310_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n311_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [39]),
	.I1(\u_npu_integration/prc/pri/r_wdata [23]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n311_13 )
);
defparam \u_npu_integration/prc/pri/n311_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n312_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [38]),
	.I1(\u_npu_integration/prc/pri/r_wdata [22]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n312_13 )
);
defparam \u_npu_integration/prc/pri/n312_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n313_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [37]),
	.I1(\u_npu_integration/prc/pri/r_wdata [21]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n313_13 )
);
defparam \u_npu_integration/prc/pri/n313_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n314_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [36]),
	.I1(\u_npu_integration/prc/pri/r_wdata [20]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n314_13 )
);
defparam \u_npu_integration/prc/pri/n314_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n315_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [35]),
	.I1(\u_npu_integration/prc/pri/r_wdata [19]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n315_13 )
);
defparam \u_npu_integration/prc/pri/n315_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n318_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [32]),
	.I1(\u_npu_integration/prc/pri/r_wdata [16]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n318_13 )
);
defparam \u_npu_integration/prc/pri/n318_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n319_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [31]),
	.I1(\u_npu_integration/prc/pri/r_wdata [15]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n319_13 )
);
defparam \u_npu_integration/prc/pri/n319_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n320_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [30]),
	.I1(\u_npu_integration/prc/pri/r_wdata [14]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n320_13 )
);
defparam \u_npu_integration/prc/pri/n320_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n321_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [29]),
	.I1(\u_npu_integration/prc/pri/r_wdata [13]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n321_13 )
);
defparam \u_npu_integration/prc/pri/n321_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n322_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [28]),
	.I1(\u_npu_integration/prc/pri/r_wdata [12]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n322_13 )
);
defparam \u_npu_integration/prc/pri/n322_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n323_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [27]),
	.I1(\u_npu_integration/prc/pri/r_wdata [11]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n323_13 )
);
defparam \u_npu_integration/prc/pri/n323_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n324_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [26]),
	.I1(\u_npu_integration/prc/pri/r_wdata [10]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n324_13 )
);
defparam \u_npu_integration/prc/pri/n324_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n325_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [25]),
	.I1(\u_npu_integration/prc/pri/r_wdata [9]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n325_13 )
);
defparam \u_npu_integration/prc/pri/n325_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n326_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [24]),
	.I1(\u_npu_integration/prc/pri/r_wdata [8]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n326_13 )
);
defparam \u_npu_integration/prc/pri/n326_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n327_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [23]),
	.I1(\u_npu_integration/prc/pri/r_wdata [7]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n327_13 )
);
defparam \u_npu_integration/prc/pri/n327_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n328_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [22]),
	.I1(\u_npu_integration/prc/pri/r_wdata [6]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n328_13 )
);
defparam \u_npu_integration/prc/pri/n328_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n329_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [21]),
	.I1(\u_npu_integration/prc/pri/r_wdata [5]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n329_13 )
);
defparam \u_npu_integration/prc/pri/n329_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n330_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [20]),
	.I1(\u_npu_integration/prc/pri/r_wdata [4]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n330_13 )
);
defparam \u_npu_integration/prc/pri/n330_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n331_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [19]),
	.I1(\u_npu_integration/prc/pri/r_wdata [3]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n331_13 )
);
defparam \u_npu_integration/prc/pri/n331_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n332_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [18]),
	.I1(\u_npu_integration/prc/pri/r_wdata [2]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n332_13 )
);
defparam \u_npu_integration/prc/pri/n332_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n333_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [17]),
	.I1(\u_npu_integration/prc/pri/r_wdata [1]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n333_13 )
);
defparam \u_npu_integration/prc/pri/n333_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n334_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [16]),
	.I1(\u_npu_integration/prc/pri/r_wdata [0]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n334_13 )
);
defparam \u_npu_integration/prc/pri/n334_s8 .INIT=16'hCA00;
LUT4 \u_npu_integration/prc/pri/n_state_2_s21  (
	.I0(\u_npu_integration/prc/pri/n_state_2_31 ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I2(\u_npu_integration/prc/pri/n_state_2_32 ),
	.I3(\u_npu_integration/prc/c_state [3]),
	.F(\u_npu_integration/prc/pri/n_state [2])
);
defparam \u_npu_integration/prc/pri/n_state_2_s21 .INIT=16'h00F8;
LUT4 \u_npu_integration/prc/pri/n_state_3_s21  (
	.I0(\u_npu_integration/prc/pri/n_state_2_31 ),
	.I1(\u_npu_integration/prc/pri/n_state_2_32 ),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I3(\u_npu_integration/prc/c_state [3]),
	.F(\u_npu_integration/prc/pri/n_state [3])
);
defparam \u_npu_integration/prc/pri/n_state_3_s21 .INIT=16'h0110;
LUT2 \u_npu_integration/prc/pri/n491_s1  (
	.I0(\u_npu_integration/prc/pri/xfer_en_sr [0]),
	.I1(\u_npu_integration/prc/pri/n492_8 ),
	.F(\u_npu_integration/prc/pri/n491_5 )
);
defparam \u_npu_integration/prc/pri/n491_s1 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n382_s1  (
	.I0(\u_npu_integration/prc/pri/r_rwds_tx [0]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n382_5 )
);
defparam \u_npu_integration/prc/pri/n382_s1 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n381_s1  (
	.I0(\u_npu_integration/prc/pri/r_rwds_tx [1]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n381_5 )
);
defparam \u_npu_integration/prc/pri/n381_s1 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n380_s1  (
	.I0(\u_npu_integration/prc/pri/r_rwds_tx [2]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n380_5 )
);
defparam \u_npu_integration/prc/pri/n380_s1 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n379_s1  (
	.I0(\u_npu_integration/prc/pri/r_rwds_tx [3]),
	.I1(\u_npu_integration/prc/pri/n301_5 ),
	.F(\u_npu_integration/prc/pri/n379_5 )
);
defparam \u_npu_integration/prc/pri/n379_s1 .INIT=4'h8;
LUT2 \u_npu_integration/prc/pri/n65_s1  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/n492_8 ),
	.F(\u_npu_integration/prc/pri/n65_5 )
);
defparam \u_npu_integration/prc/pri/n65_s1 .INIT=4'h4;
LUT3 \u_npu_integration/prc/pri/n64_s1  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/state_cntr [1]),
	.I2(\u_npu_integration/prc/pri/n492_8 ),
	.F(\u_npu_integration/prc/pri/n64_5 )
);
defparam \u_npu_integration/prc/pri/n64_s1 .INIT=8'h60;
LUT4 \u_npu_integration/prc/pri/n63_s1  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/state_cntr [1]),
	.I2(\u_npu_integration/prc/pri/state_cntr [2]),
	.I3(\u_npu_integration/prc/pri/n492_8 ),
	.F(\u_npu_integration/prc/pri/n63_5 )
);
defparam \u_npu_integration/prc/pri/n63_s1 .INIT=16'h7800;
LUT3 \u_npu_integration/prc/pri/n62_s1  (
	.I0(\u_npu_integration/prc/pri/n62_6 ),
	.I1(\u_npu_integration/prc/pri/state_cntr [3]),
	.I2(\u_npu_integration/prc/pri/n492_8 ),
	.F(\u_npu_integration/prc/pri/n62_5 )
);
defparam \u_npu_integration/prc/pri/n62_s1 .INIT=8'h60;
LUT4 \u_npu_integration/prc/pri/n_state_0_s22  (
	.I0(\u_npu_integration/prc/pri/n_state_0_33 ),
	.I1(\u_npu_integration/prc/pri/n_state_2_31 ),
	.I2(\u_npu_integration/prc/pri/n_state_0_34 ),
	.I3(\u_npu_integration/prc/pri/n335_3 ),
	.F(\u_npu_integration/prc/pri/n_state [0])
);
defparam \u_npu_integration/prc/pri/n_state_0_s22 .INIT=16'hFFB0;
LUT3 \u_npu_integration/prc/pri/n492_s2  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [1]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/n492_6 )
);
defparam \u_npu_integration/prc/pri/n492_s2 .INIT=8'h01;
LUT4 \u_npu_integration/prc/pri/n_state_1_s23  (
	.I0(\u_npu_integration/prc/cmd_reg [47]),
	.I1(\u_npu_integration/prc/pri/n_state_1_36 ),
	.I2(\u_npu_integration/prc/pri/n_state_1_37 ),
	.I3(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n_state_1_33 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s23 .INIT=16'hBFF0;
LUT3 \u_npu_integration/prc/pri/n_state_1_s24  (
	.I0(\u_npu_integration/prc/pri/n_state_1_38 ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n_state_1_34 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s24 .INIT=8'hBC;
LUT4 \u_npu_integration/prc/pri/n_state_1_s25  (
	.I0(\u_npu_integration/prc/pri/n_state_1_38 ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [1]),
	.I3(\u_npu_integration/prc/c_state [3]),
	.F(\u_npu_integration/prc/pri/n_state_1_35 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s25 .INIT=16'hE300;
LUT4 \u_npu_integration/prc/pri/n316_s8  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I1(\u_npu_integration/prc/c_state [3]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n316_12 )
);
defparam \u_npu_integration/prc/pri/n316_s8 .INIT=16'h1000;
LUT3 \u_npu_integration/prc/pri/n316_s9  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [34]),
	.I1(\u_npu_integration/prc/pri/r_wdata [18]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n316_13 )
);
defparam \u_npu_integration/prc/pri/n316_s9 .INIT=8'h35;
LUT3 \u_npu_integration/prc/pri/n317_s8  (
	.I0(\u_npu_integration/prc/pri/cmd_reg_0 [33]),
	.I1(\u_npu_integration/prc/pri/r_wdata [17]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n317_12 )
);
defparam \u_npu_integration/prc/pri/n317_s8 .INIT=8'h35;
LUT2 \u_npu_integration/prc/pri/n_state_2_s22  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n_state_2_31 )
);
defparam \u_npu_integration/prc/pri/n_state_2_s22 .INIT=4'h1;
LUT4 \u_npu_integration/prc/pri/n_state_2_s23  (
	.I0(\u_npu_integration/prc/pri/n_state_1_38 ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n_state_2_32 )
);
defparam \u_npu_integration/prc/pri/n_state_2_s23 .INIT=16'h7000;
LUT3 \u_npu_integration/prc/pri/n62_s2  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/state_cntr [1]),
	.I2(\u_npu_integration/prc/pri/state_cntr [2]),
	.F(\u_npu_integration/prc/pri/n62_6 )
);
defparam \u_npu_integration/prc/pri/n62_s2 .INIT=8'h80;
LUT2 \u_npu_integration/prc/pri/n_state_0_s23  (
	.I0(\u_npu_integration/prc/cmd_reg [47]),
	.I1(\u_npu_integration/prc/pri/n_state_1_36 ),
	.F(\u_npu_integration/prc/pri/n_state_0_33 )
);
defparam \u_npu_integration/prc/pri/n_state_0_s23 .INIT=4'h8;
LUT4 \u_npu_integration/prc/pri/n_state_0_s24  (
	.I0(\u_npu_integration/prc/pri/n_state_1_38 ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [1]),
	.I2(\u_npu_integration/prc/c_state [3]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n_state_0_34 )
);
defparam \u_npu_integration/prc/pri/n_state_0_s24 .INIT=16'h0700;
LUT4 \u_npu_integration/prc/pri/n_state_1_s26  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/state_cntr [3]),
	.I2(\u_npu_integration/prc/pri/state_cntr [2]),
	.I3(\u_npu_integration/prc/pri/state_cntr [1]),
	.F(\u_npu_integration/prc/pri/n_state_1_36 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s26 .INIT=16'h1000;
LUT3 \u_npu_integration/prc/pri/n_state_1_s27  (
	.I0(\u_npu_integration/prc/pri_mem_val ),
	.I1(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n_state_1_37 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s27 .INIT=8'h0D;
LUT4 \u_npu_integration/prc/pri/n_state_1_s28  (
	.I0(\u_npu_integration/prc/pri/state_cntr [0]),
	.I1(\u_npu_integration/prc/pri/state_cntr [1]),
	.I2(\u_npu_integration/prc/pri/state_cntr [2]),
	.I3(\u_npu_integration/prc/pri/state_cntr [3]),
	.F(\u_npu_integration/prc/pri/n_state_1_38 )
);
defparam \u_npu_integration/prc/pri/n_state_1_s28 .INIT=16'h1000;
LUT4 \u_npu_integration/prc/pri/n492_s3  (
	.I0(\u_npu_integration/prc/c_state [3]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I2(\u_npu_integration/prc/pri/c_state_0 [1]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [2]),
	.F(\u_npu_integration/prc/pri/n492_8 )
);
defparam \u_npu_integration/prc/pri/n492_s3 .INIT=16'hFFFE;
LUT4 \u_npu_integration/prc/pri/n301_s1  (
	.I0(\u_npu_integration/prc/pri/c_state_0 [2]),
	.I1(\u_npu_integration/prc/pri/c_state_0 [0]),
	.I2(\u_npu_integration/prc/c_state [3]),
	.I3(\u_npu_integration/prc/pri/c_state_0 [1]),
	.F(\u_npu_integration/prc/pri/n301_5 )
);
defparam \u_npu_integration/prc/pri/n301_s1 .INIT=16'h0200;
DFFC \u_npu_integration/prc/pri/state_cntr_2_s0  (
	.D(\u_npu_integration/prc/pri/n63_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/state_cntr [2])
);
defparam \u_npu_integration/prc/pri/state_cntr_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/state_cntr_1_s0  (
	.D(\u_npu_integration/prc/pri/n64_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/state_cntr [1])
);
defparam \u_npu_integration/prc/pri/state_cntr_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/state_cntr_0_s0  (
	.D(\u_npu_integration/prc/pri/n65_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/state_cntr [0])
);
defparam \u_npu_integration/prc/pri/state_cntr_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_47_s0  (
	.D(\u_npu_integration/prc/pri/n73_4 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/cmd_reg [47])
);
defparam \u_npu_integration/prc/pri/cmd_reg_47_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_42_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [42])
);
defparam \u_npu_integration/prc/pri/cmd_reg_42_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_41_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [41])
);
defparam \u_npu_integration/prc/pri/cmd_reg_41_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_40_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [40])
);
defparam \u_npu_integration/prc/pri/cmd_reg_40_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_39_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [39])
);
defparam \u_npu_integration/prc/pri/cmd_reg_39_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_38_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [38])
);
defparam \u_npu_integration/prc/pri/cmd_reg_38_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_37_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [37])
);
defparam \u_npu_integration/prc/pri/cmd_reg_37_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_36_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [36])
);
defparam \u_npu_integration/prc/pri/cmd_reg_36_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_35_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [35])
);
defparam \u_npu_integration/prc/pri/cmd_reg_35_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_34_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [34])
);
defparam \u_npu_integration/prc/pri/cmd_reg_34_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_33_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [33])
);
defparam \u_npu_integration/prc/pri/cmd_reg_33_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_32_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [32])
);
defparam \u_npu_integration/prc/pri/cmd_reg_32_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_31_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [31])
);
defparam \u_npu_integration/prc/pri/cmd_reg_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_30_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [30])
);
defparam \u_npu_integration/prc/pri/cmd_reg_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_29_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [29])
);
defparam \u_npu_integration/prc/pri/cmd_reg_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_28_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [28])
);
defparam \u_npu_integration/prc/pri/cmd_reg_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_27_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [27])
);
defparam \u_npu_integration/prc/pri/cmd_reg_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_26_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [26])
);
defparam \u_npu_integration/prc/pri/cmd_reg_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_25_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [25])
);
defparam \u_npu_integration/prc/pri/cmd_reg_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_24_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [24])
);
defparam \u_npu_integration/prc/pri/cmd_reg_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_23_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [23])
);
defparam \u_npu_integration/prc/pri/cmd_reg_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_22_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [22])
);
defparam \u_npu_integration/prc/pri/cmd_reg_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_21_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [21])
);
defparam \u_npu_integration/prc/pri/cmd_reg_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_20_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [20])
);
defparam \u_npu_integration/prc/pri/cmd_reg_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_19_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [19])
);
defparam \u_npu_integration/prc/pri/cmd_reg_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_18_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [18])
);
defparam \u_npu_integration/prc/pri/cmd_reg_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_17_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [17])
);
defparam \u_npu_integration/prc/pri/cmd_reg_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_16_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [16])
);
defparam \u_npu_integration/prc/pri/cmd_reg_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_2_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [2])
);
defparam \u_npu_integration/prc/pri/cmd_reg_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/cmd_reg_1_s0  (
	.D(\u_npu_integration/prc/pri_mem_addr [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/cmd_reg_0 [1])
);
defparam \u_npu_integration/prc/pri/cmd_reg_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_rwds_tx_3_s0  (
	.D(\u_npu_integration/prc/pri/n176_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_rwds_tx [3])
);
defparam \u_npu_integration/prc/pri/r_rwds_tx_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_rwds_tx_2_s0  (
	.D(\u_npu_integration/prc/pri/n177_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_rwds_tx [2])
);
defparam \u_npu_integration/prc/pri/r_rwds_tx_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_rwds_tx_1_s0  (
	.D(\u_npu_integration/prc/pri/n178_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_rwds_tx [1])
);
defparam \u_npu_integration/prc/pri/r_rwds_tx_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_rwds_tx_0_s0  (
	.D(\u_npu_integration/prc/pri/n179_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_rwds_tx [0])
);
defparam \u_npu_integration/prc/pri/r_rwds_tx_0_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_31_s0  (
	.D(\u_npu_integration/pri_mem_wdata [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [31])
);
defparam \u_npu_integration/prc/pri/r_wdata_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_30_s0  (
	.D(\u_npu_integration/pri_mem_wdata [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [30])
);
defparam \u_npu_integration/prc/pri/r_wdata_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_29_s0  (
	.D(\u_npu_integration/pri_mem_wdata [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [29])
);
defparam \u_npu_integration/prc/pri/r_wdata_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_28_s0  (
	.D(\u_npu_integration/pri_mem_wdata [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [28])
);
defparam \u_npu_integration/prc/pri/r_wdata_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_27_s0  (
	.D(\u_npu_integration/pri_mem_wdata [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [27])
);
defparam \u_npu_integration/prc/pri/r_wdata_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_26_s0  (
	.D(\u_npu_integration/pri_mem_wdata [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [26])
);
defparam \u_npu_integration/prc/pri/r_wdata_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_25_s0  (
	.D(\u_npu_integration/pri_mem_wdata [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [25])
);
defparam \u_npu_integration/prc/pri/r_wdata_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_24_s0  (
	.D(\u_npu_integration/pri_mem_wdata [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [24])
);
defparam \u_npu_integration/prc/pri/r_wdata_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_23_s0  (
	.D(\u_npu_integration/pri_mem_wdata [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [23])
);
defparam \u_npu_integration/prc/pri/r_wdata_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_22_s0  (
	.D(\u_npu_integration/pri_mem_wdata [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [22])
);
defparam \u_npu_integration/prc/pri/r_wdata_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_21_s0  (
	.D(\u_npu_integration/pri_mem_wdata [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [21])
);
defparam \u_npu_integration/prc/pri/r_wdata_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_20_s0  (
	.D(\u_npu_integration/pri_mem_wdata [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [20])
);
defparam \u_npu_integration/prc/pri/r_wdata_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_19_s0  (
	.D(\u_npu_integration/pri_mem_wdata [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [19])
);
defparam \u_npu_integration/prc/pri/r_wdata_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_18_s0  (
	.D(\u_npu_integration/pri_mem_wdata [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [18])
);
defparam \u_npu_integration/prc/pri/r_wdata_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_17_s0  (
	.D(\u_npu_integration/pri_mem_wdata [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [17])
);
defparam \u_npu_integration/prc/pri/r_wdata_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_16_s0  (
	.D(\u_npu_integration/pri_mem_wdata [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [16])
);
defparam \u_npu_integration/prc/pri/r_wdata_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_15_s0  (
	.D(\u_npu_integration/pri_mem_wdata [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [15])
);
defparam \u_npu_integration/prc/pri/r_wdata_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_14_s0  (
	.D(\u_npu_integration/pri_mem_wdata [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [14])
);
defparam \u_npu_integration/prc/pri/r_wdata_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_13_s0  (
	.D(\u_npu_integration/pri_mem_wdata [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [13])
);
defparam \u_npu_integration/prc/pri/r_wdata_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_12_s0  (
	.D(\u_npu_integration/pri_mem_wdata [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [12])
);
defparam \u_npu_integration/prc/pri/r_wdata_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_11_s0  (
	.D(\u_npu_integration/pri_mem_wdata [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [11])
);
defparam \u_npu_integration/prc/pri/r_wdata_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_10_s0  (
	.D(\u_npu_integration/pri_mem_wdata [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [10])
);
defparam \u_npu_integration/prc/pri/r_wdata_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_9_s0  (
	.D(\u_npu_integration/pri_mem_wdata [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [9])
);
defparam \u_npu_integration/prc/pri/r_wdata_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_8_s0  (
	.D(\u_npu_integration/pri_mem_wdata [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [8])
);
defparam \u_npu_integration/prc/pri/r_wdata_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_7_s0  (
	.D(\u_npu_integration/pri_mem_wdata [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [7])
);
defparam \u_npu_integration/prc/pri/r_wdata_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_6_s0  (
	.D(\u_npu_integration/pri_mem_wdata [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [6])
);
defparam \u_npu_integration/prc/pri/r_wdata_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_5_s0  (
	.D(\u_npu_integration/pri_mem_wdata [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [5])
);
defparam \u_npu_integration/prc/pri/r_wdata_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_4_s0  (
	.D(\u_npu_integration/pri_mem_wdata [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [4])
);
defparam \u_npu_integration/prc/pri/r_wdata_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_3_s0  (
	.D(\u_npu_integration/pri_mem_wdata [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [3])
);
defparam \u_npu_integration/prc/pri/r_wdata_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_2_s0  (
	.D(\u_npu_integration/pri_mem_wdata [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [2])
);
defparam \u_npu_integration/prc/pri/r_wdata_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_1_s0  (
	.D(\u_npu_integration/pri_mem_wdata [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [1])
);
defparam \u_npu_integration/prc/pri/r_wdata_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/r_wdata_0_s0  (
	.D(\u_npu_integration/pri_mem_wdata [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri_mem_val ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/r_wdata [0])
);
defparam \u_npu_integration/prc/pri/r_wdata_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/c_state_3_s1  (
	.D(\u_npu_integration/prc/pri/n_state [3]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/c_state [3])
);
defparam \u_npu_integration/prc/pri/c_state_3_s1 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/c_state_2_s1  (
	.D(\u_npu_integration/prc/pri/n_state [2]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/c_state_0 [2])
);
defparam \u_npu_integration/prc/pri/c_state_2_s1 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/c_state_1_s1  (
	.D(\u_npu_integration/prc/pri/n_state [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/c_state_0 [1])
);
defparam \u_npu_integration/prc/pri/c_state_1_s1 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/c_state_0_s1  (
	.D(\u_npu_integration/prc/pri/n_state [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/c_state_0 [0])
);
defparam \u_npu_integration/prc/pri/c_state_0_s1 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/data_txen_1_s0  (
	.D(\u_npu_integration/prc/pri/n335_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_txen [1])
);
defparam \u_npu_integration/prc/pri/data_txen_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/data_txen_0_s0  (
	.D(\u_npu_integration/prc/pri/n303_12 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_txen [0])
);
defparam \u_npu_integration/prc/pri/data_txen_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_tx_3_s0  (
	.D(\u_npu_integration/prc/pri/n379_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_tx [3])
);
defparam \u_npu_integration/prc/pri/rwds_tx_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_tx_2_s0  (
	.D(\u_npu_integration/prc/pri/n380_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_tx [2])
);
defparam \u_npu_integration/prc/pri/rwds_tx_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_tx_1_s0  (
	.D(\u_npu_integration/prc/pri/n381_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_tx [1])
);
defparam \u_npu_integration/prc/pri/rwds_tx_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_tx_0_s0  (
	.D(\u_npu_integration/prc/pri/n382_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_tx [0])
);
defparam \u_npu_integration/prc/pri/rwds_tx_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_txen_s0  (
	.D(\u_npu_integration/prc/pri/n301_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_txen )
);
defparam \u_npu_integration/prc/pri/rwds_txen_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_31_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [31]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [31])
);
defparam \u_npu_integration/prc/pri/readdata_31_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_30_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [30]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [30])
);
defparam \u_npu_integration/prc/pri/readdata_30_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_29_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [29]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [29])
);
defparam \u_npu_integration/prc/pri/readdata_29_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_28_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [28]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [28])
);
defparam \u_npu_integration/prc/pri/readdata_28_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_27_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [27]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [27])
);
defparam \u_npu_integration/prc/pri/readdata_27_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_26_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [26]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [26])
);
defparam \u_npu_integration/prc/pri/readdata_26_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_25_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [25]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [25])
);
defparam \u_npu_integration/prc/pri/readdata_25_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_24_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [24]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [24])
);
defparam \u_npu_integration/prc/pri/readdata_24_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_23_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [23]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [23])
);
defparam \u_npu_integration/prc/pri/readdata_23_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_22_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [22]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [22])
);
defparam \u_npu_integration/prc/pri/readdata_22_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_21_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [21]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [21])
);
defparam \u_npu_integration/prc/pri/readdata_21_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_20_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [20]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [20])
);
defparam \u_npu_integration/prc/pri/readdata_20_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_19_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [19])
);
defparam \u_npu_integration/prc/pri/readdata_19_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_18_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [18])
);
defparam \u_npu_integration/prc/pri/readdata_18_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_17_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [17])
);
defparam \u_npu_integration/prc/pri/readdata_17_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_16_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [16])
);
defparam \u_npu_integration/prc/pri/readdata_16_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_15_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [15])
);
defparam \u_npu_integration/prc/pri/readdata_15_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_14_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [14])
);
defparam \u_npu_integration/prc/pri/readdata_14_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_13_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [13])
);
defparam \u_npu_integration/prc/pri/readdata_13_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_12_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [12])
);
defparam \u_npu_integration/prc/pri/readdata_12_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_11_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [11])
);
defparam \u_npu_integration/prc/pri/readdata_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_10_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [10])
);
defparam \u_npu_integration/prc/pri/readdata_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_9_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [9])
);
defparam \u_npu_integration/prc/pri/readdata_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_8_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [8])
);
defparam \u_npu_integration/prc/pri/readdata_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_7_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [7])
);
defparam \u_npu_integration/prc/pri/readdata_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_6_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [6])
);
defparam \u_npu_integration/prc/pri/readdata_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_5_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [5])
);
defparam \u_npu_integration/prc/pri/readdata_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_4_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [4])
);
defparam \u_npu_integration/prc/pri/readdata_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_3_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [3])
);
defparam \u_npu_integration/prc/pri/readdata_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_2_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [2])
);
defparam \u_npu_integration/prc/pri/readdata_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_1_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [1]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [1])
);
defparam \u_npu_integration/prc/pri/readdata_1_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/readdata_0_s0  (
	.D(\u_npu_integration/prc/pri/data_rx [0]),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n394_3 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri_mem_rdata [0])
);
defparam \u_npu_integration/prc/pri/readdata_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_rx_state_s0  (
	.D(\u_npu_integration/prc/pri/n394_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/rwds_rx_state )
);
defparam \u_npu_integration/prc/pri/rwds_rx_state_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/rwds_rd_done_s0  (
	.D(\u_npu_integration/prc/pri/rwds_rx_state ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/rwds_rd_done )
);
defparam \u_npu_integration/prc/pri/rwds_rd_done_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/clk_en_s0  (
	.D(\u_npu_integration/prc/pri/n482_3 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/clk_en )
);
defparam \u_npu_integration/prc/pri/clk_en_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/xfer_en_sr_1_s0  (
	.D(\u_npu_integration/prc/pri/n491_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/xfer_en_sr [1])
);
defparam \u_npu_integration/prc/pri/xfer_en_sr_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/xfer_en_sr_0_s0  (
	.D(\u_npu_integration/prc/pri/n492_8 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/xfer_en_sr [0])
);
defparam \u_npu_integration/prc/pri/xfer_en_sr_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/prc/pri/state_cntr_3_s0  (
	.D(\u_npu_integration/prc/pri/n62_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/state_cntr [3])
);
defparam \u_npu_integration/prc/pri/state_cntr_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_31_s1  (
	.D(\u_npu_integration/prc/pri/n303_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [31])
);
defparam \u_npu_integration/prc/pri/data_tx_31_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_30_s1  (
	.D(\u_npu_integration/prc/pri/n304_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [30])
);
defparam \u_npu_integration/prc/pri/data_tx_30_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_29_s1  (
	.D(\u_npu_integration/prc/pri/n305_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [29])
);
defparam \u_npu_integration/prc/pri/data_tx_29_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_28_s1  (
	.D(\u_npu_integration/prc/pri/n306_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [28])
);
defparam \u_npu_integration/prc/pri/data_tx_28_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_27_s1  (
	.D(\u_npu_integration/prc/pri/n307_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [27])
);
defparam \u_npu_integration/prc/pri/data_tx_27_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_26_s1  (
	.D(\u_npu_integration/prc/pri/n308_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [26])
);
defparam \u_npu_integration/prc/pri/data_tx_26_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_25_s1  (
	.D(\u_npu_integration/prc/pri/n309_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [25])
);
defparam \u_npu_integration/prc/pri/data_tx_25_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_24_s1  (
	.D(\u_npu_integration/prc/pri/n310_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [24])
);
defparam \u_npu_integration/prc/pri/data_tx_24_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_23_s1  (
	.D(\u_npu_integration/prc/pri/n311_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [23])
);
defparam \u_npu_integration/prc/pri/data_tx_23_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_22_s1  (
	.D(\u_npu_integration/prc/pri/n312_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [22])
);
defparam \u_npu_integration/prc/pri/data_tx_22_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_21_s1  (
	.D(\u_npu_integration/prc/pri/n313_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [21])
);
defparam \u_npu_integration/prc/pri/data_tx_21_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_20_s1  (
	.D(\u_npu_integration/prc/pri/n314_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [20])
);
defparam \u_npu_integration/prc/pri/data_tx_20_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_19_s1  (
	.D(\u_npu_integration/prc/pri/n315_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [19])
);
defparam \u_npu_integration/prc/pri/data_tx_19_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_18_s1  (
	.D(\u_npu_integration/prc/pri/n316_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [18])
);
defparam \u_npu_integration/prc/pri/data_tx_18_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_17_s1  (
	.D(\u_npu_integration/prc/pri/n317_11 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [17])
);
defparam \u_npu_integration/prc/pri/data_tx_17_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_16_s1  (
	.D(\u_npu_integration/prc/pri/n318_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [16])
);
defparam \u_npu_integration/prc/pri/data_tx_16_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_15_s1  (
	.D(\u_npu_integration/prc/pri/n319_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [15])
);
defparam \u_npu_integration/prc/pri/data_tx_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_14_s1  (
	.D(\u_npu_integration/prc/pri/n320_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [14])
);
defparam \u_npu_integration/prc/pri/data_tx_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_13_s1  (
	.D(\u_npu_integration/prc/pri/n321_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [13])
);
defparam \u_npu_integration/prc/pri/data_tx_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_12_s1  (
	.D(\u_npu_integration/prc/pri/n322_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [12])
);
defparam \u_npu_integration/prc/pri/data_tx_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_11_s1  (
	.D(\u_npu_integration/prc/pri/n323_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [11])
);
defparam \u_npu_integration/prc/pri/data_tx_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_10_s1  (
	.D(\u_npu_integration/prc/pri/n324_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [10])
);
defparam \u_npu_integration/prc/pri/data_tx_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_9_s1  (
	.D(\u_npu_integration/prc/pri/n325_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [9])
);
defparam \u_npu_integration/prc/pri/data_tx_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_8_s1  (
	.D(\u_npu_integration/prc/pri/n326_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [8])
);
defparam \u_npu_integration/prc/pri/data_tx_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_7_s1  (
	.D(\u_npu_integration/prc/pri/n327_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [7])
);
defparam \u_npu_integration/prc/pri/data_tx_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_6_s1  (
	.D(\u_npu_integration/prc/pri/n328_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [6])
);
defparam \u_npu_integration/prc/pri/data_tx_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_5_s1  (
	.D(\u_npu_integration/prc/pri/n329_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [5])
);
defparam \u_npu_integration/prc/pri/data_tx_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_4_s1  (
	.D(\u_npu_integration/prc/pri/n330_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [4])
);
defparam \u_npu_integration/prc/pri/data_tx_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_3_s1  (
	.D(\u_npu_integration/prc/pri/n331_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [3])
);
defparam \u_npu_integration/prc/pri/data_tx_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_2_s1  (
	.D(\u_npu_integration/prc/pri/n332_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [2])
);
defparam \u_npu_integration/prc/pri/data_tx_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_1_s1  (
	.D(\u_npu_integration/prc/pri/n333_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [1])
);
defparam \u_npu_integration/prc/pri/data_tx_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/prc/pri/data_tx_0_s1  (
	.D(\u_npu_integration/prc/pri/n334_13 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/prc/pri/n303_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/prc/pri/data_tx [0])
);
defparam \u_npu_integration/prc/pri/data_tx_0_s1 .INIT=1'b0;
LUT1 \u_npu_integration/prc/pri/n176_s2  (
	.I0(\u_npu_integration/prc/pri_mem_wstb [3]),
	.F(\u_npu_integration/prc/pri/n176_5 )
);
defparam \u_npu_integration/prc/pri/n176_s2 .INIT=2'h1;
LUT1 \u_npu_integration/prc/pri/n177_s2  (
	.I0(\u_npu_integration/prc/pri_mem_wstb [2]),
	.F(\u_npu_integration/prc/pri/n177_5 )
);
defparam \u_npu_integration/prc/pri/n177_s2 .INIT=2'h1;
LUT1 \u_npu_integration/prc/pri/n178_s2  (
	.I0(\u_npu_integration/prc/pri_mem_wstb [1]),
	.F(\u_npu_integration/prc/pri/n178_5 )
);
defparam \u_npu_integration/prc/pri/n178_s2 .INIT=2'h1;
LUT1 \u_npu_integration/prc/pri/n179_s2  (
	.I0(\u_npu_integration/prc/pri_mem_wstb [0]),
	.F(\u_npu_integration/prc/pri/n179_5 )
);
defparam \u_npu_integration/prc/pri/n179_s2 .INIT=2'h1;
OSER4 \u_npu_integration/prc/pri/pri_io/oclk  (
	.D0(\u_npu_integration/prc/pri/clk_en ),
	.D1(GND),
	.D2(\u_npu_integration/prc/pri/clk_en ),
	.D3(GND),
	.PCLK(HCLK),
	.FCLK(pri_fclk90),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(GND),
	.TX1(GND),
	.Q0(O_psram_ck[0]),
	.Q1(\u_npu_integration/prc/pri/pri_io/oclk_1_Q1 )
);
defparam \u_npu_integration/prc/pri/pri_io/oclk .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/oclk .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/oclk .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/oclk .TXCLK_POL=1'b0;
OSER4 \u_npu_integration/prc/pri/pri_io/oclkn  (
	.D0(\u_npu_integration/prc/pri/pri_io/n111_6 ),
	.D1(VCC),
	.D2(\u_npu_integration/prc/pri/pri_io/n111_6 ),
	.D3(VCC),
	.PCLK(HCLK),
	.FCLK(pri_fclk90),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(GND),
	.TX1(GND),
	.Q0(O_psram_ck_n[0]),
	.Q1(\u_npu_integration/prc/pri/pri_io/clkoen )
);
defparam \u_npu_integration/prc/pri/pri_io/oclkn .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/oclkn .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/oclkn .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/oclkn .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/irwds  (
	.D(\u_npu_integration/prc/pri/pri_io/rwdsi ),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/rwds_in [0]),
	.Q1(\u_npu_integration/prc/pri/rwds_in [1]),
	.Q2(\u_npu_integration/prc/pri/rwds_in [2]),
	.Q3(\u_npu_integration/prc/pri/rwds_in [3])
);
defparam \u_npu_integration/prc/pri/pri_io/irwds .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/irwds .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/orwds  (
	.D0(\u_npu_integration/prc/pri/rwds_tx [0]),
	.D1(\u_npu_integration/prc/pri/rwds_tx [1]),
	.D2(\u_npu_integration/prc/pri/rwds_tx [2]),
	.D3(\u_npu_integration/prc/pri/rwds_tx [3]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/rwds_oen_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/rwds_oen_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/rwdso ),
	.Q1(\u_npu_integration/prc/pri/pri_io/rwdsoe )
);
defparam \u_npu_integration/prc/pri/pri_io/orwds .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/orwds .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/orwds .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/orwds .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[0].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [0]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [24]),
	.Q1(\u_npu_integration/prc/pri/data_rx [16]),
	.Q2(\u_npu_integration/prc/pri/data_rx [8]),
	.Q3(\u_npu_integration/prc/pri/data_rx [0])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[0].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [24]),
	.D1(\u_npu_integration/prc/pri/data_tx [16]),
	.D2(\u_npu_integration/prc/pri/data_tx [8]),
	.D3(\u_npu_integration/prc/pri/data_tx [0]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [0]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [0])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[0].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[1].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [1]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [25]),
	.Q1(\u_npu_integration/prc/pri/data_rx [17]),
	.Q2(\u_npu_integration/prc/pri/data_rx [9]),
	.Q3(\u_npu_integration/prc/pri/data_rx [1])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[1].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [25]),
	.D1(\u_npu_integration/prc/pri/data_tx [17]),
	.D2(\u_npu_integration/prc/pri/data_tx [9]),
	.D3(\u_npu_integration/prc/pri/data_tx [1]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [1]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [1])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[1].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[2].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [2]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [26]),
	.Q1(\u_npu_integration/prc/pri/data_rx [18]),
	.Q2(\u_npu_integration/prc/pri/data_rx [10]),
	.Q3(\u_npu_integration/prc/pri/data_rx [2])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[2].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [26]),
	.D1(\u_npu_integration/prc/pri/data_tx [18]),
	.D2(\u_npu_integration/prc/pri/data_tx [10]),
	.D3(\u_npu_integration/prc/pri/data_tx [2]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [2]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [2])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[2].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[3].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [3]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [27]),
	.Q1(\u_npu_integration/prc/pri/data_rx [19]),
	.Q2(\u_npu_integration/prc/pri/data_rx [11]),
	.Q3(\u_npu_integration/prc/pri/data_rx [3])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[3].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [27]),
	.D1(\u_npu_integration/prc/pri/data_tx [19]),
	.D2(\u_npu_integration/prc/pri/data_tx [11]),
	.D3(\u_npu_integration/prc/pri/data_tx [3]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [3]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [3])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[3].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[4].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [4]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [28]),
	.Q1(\u_npu_integration/prc/pri/data_rx [20]),
	.Q2(\u_npu_integration/prc/pri/data_rx [12]),
	.Q3(\u_npu_integration/prc/pri/data_rx [4])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[4].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [28]),
	.D1(\u_npu_integration/prc/pri/data_tx [20]),
	.D2(\u_npu_integration/prc/pri/data_tx [12]),
	.D3(\u_npu_integration/prc/pri/data_tx [4]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [4]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [4])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[4].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[5].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [5]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [29]),
	.Q1(\u_npu_integration/prc/pri/data_rx [21]),
	.Q2(\u_npu_integration/prc/pri/data_rx [13]),
	.Q3(\u_npu_integration/prc/pri/data_rx [5])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[5].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [29]),
	.D1(\u_npu_integration/prc/pri/data_tx [21]),
	.D2(\u_npu_integration/prc/pri/data_tx [13]),
	.D3(\u_npu_integration/prc/pri/data_tx [5]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [5]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [5])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[5].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[6].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [6]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [30]),
	.Q1(\u_npu_integration/prc/pri/data_rx [22]),
	.Q2(\u_npu_integration/prc/pri/data_rx [14]),
	.Q3(\u_npu_integration/prc/pri/data_rx [6])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[6].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [30]),
	.D1(\u_npu_integration/prc/pri/data_tx [22]),
	.D2(\u_npu_integration/prc/pri/data_tx [14]),
	.D3(\u_npu_integration/prc/pri/data_tx [6]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [6]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [6])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[6].oser4dq .TXCLK_POL=1'b0;
IDES4 \u_npu_integration/prc/pri/pri_io/io_gen[7].ides4dq  (
	.D(\u_npu_integration/prc/pri/pri_io/dqi [7]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.CALIB(GND),
	.Q0(\u_npu_integration/prc/pri/data_rx [31]),
	.Q1(\u_npu_integration/prc/pri/data_rx [23]),
	.Q2(\u_npu_integration/prc/pri/data_rx [15]),
	.Q3(\u_npu_integration/prc/pri/data_rx [7])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].ides4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].ides4dq .LSREN="true";
OSER4 \u_npu_integration/prc/pri/pri_io/io_gen[7].oser4dq  (
	.D0(\u_npu_integration/prc/pri/data_tx [31]),
	.D1(\u_npu_integration/prc/pri/data_tx [23]),
	.D2(\u_npu_integration/prc/pri/data_tx [15]),
	.D3(\u_npu_integration/prc/pri/data_tx [7]),
	.PCLK(HCLK),
	.FCLK(pri_fclk),
	.RESET(\u_npu_integration/n673_6 ),
	.TX0(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 ),
	.TX1(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 ),
	.Q0(\u_npu_integration/prc/pri/pri_io/dqo [7]),
	.Q1(\u_npu_integration/prc/pri/pri_io/dqoe [7])
);
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].oser4dq .GSREN="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].oser4dq .LSREN="true";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].oser4dq .HWL="false";
defparam \u_npu_integration/prc/pri/pri_io/io_gen[7].oser4dq .TXCLK_POL=1'b0;
LUT1 \u_npu_integration/prc/pri/pri_io/rwds_oen_s2  (
	.I0(\u_npu_integration/prc/pri/rwds_txen ),
	.F(\u_npu_integration/prc/pri/pri_io/rwds_oen_6 )
);
defparam \u_npu_integration/prc/pri/pri_io/rwds_oen_s2 .INIT=2'h1;
LUT1 \u_npu_integration/prc/pri/pri_io/dq_oen_1_s2  (
	.I0(\u_npu_integration/prc/pri/data_txen [1]),
	.F(\u_npu_integration/prc/pri/pri_io/dq_oen_1_6 )
);
defparam \u_npu_integration/prc/pri/pri_io/dq_oen_1_s2 .INIT=2'h1;
LUT1 \u_npu_integration/prc/pri/pri_io/dq_oen_0_s2  (
	.I0(\u_npu_integration/prc/pri/data_txen [0]),
	.F(\u_npu_integration/prc/pri/pri_io/dq_oen_0_6 )
);
defparam \u_npu_integration/prc/pri/pri_io/dq_oen_0_s2 .INIT=2'h1;
INV \u_npu_integration/prc/pri/pri_io/O_psram_cs_n_d_0_s0  (
	.I(\u_npu_integration/prc/pri/xfer_en_sr [1]),
	.O(O_psram_cs_n[0])
);
LUT1 \u_npu_integration/prc/pri/pri_io/n111_s2  (
	.I0(\u_npu_integration/prc/pri/clk_en ),
	.F(\u_npu_integration/prc/pri/pri_io/n111_6 )
);
defparam \u_npu_integration/prc/pri/pri_io/n111_s2 .INIT=2'h1;
LUT3 \u_npu_integration/flc/coef_data_7_s1  (
	.I0(\u_npu_integration/flc/ll_di [31]),
	.I1(\u_npu_integration/flc/ll_di [23]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_7_5 )
);
defparam \u_npu_integration/flc/coef_data_7_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_7_s2  (
	.I0(\u_npu_integration/flc/ll_di [15]),
	.I1(\u_npu_integration/flc/ll_di [7]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_7_6 )
);
defparam \u_npu_integration/flc/coef_data_7_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_6_s1  (
	.I0(\u_npu_integration/flc/ll_di [30]),
	.I1(\u_npu_integration/flc/ll_di [22]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_6_5 )
);
defparam \u_npu_integration/flc/coef_data_6_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_6_s2  (
	.I0(\u_npu_integration/flc/ll_di [14]),
	.I1(\u_npu_integration/flc/ll_di [6]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_6_6 )
);
defparam \u_npu_integration/flc/coef_data_6_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_5_s1  (
	.I0(\u_npu_integration/flc/ll_di [29]),
	.I1(\u_npu_integration/flc/ll_di [21]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_5_5 )
);
defparam \u_npu_integration/flc/coef_data_5_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_5_s2  (
	.I0(\u_npu_integration/flc/ll_di [13]),
	.I1(\u_npu_integration/flc/ll_di [5]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_5_6 )
);
defparam \u_npu_integration/flc/coef_data_5_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_4_s1  (
	.I0(\u_npu_integration/flc/ll_di [28]),
	.I1(\u_npu_integration/flc/ll_di [20]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_4_5 )
);
defparam \u_npu_integration/flc/coef_data_4_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_4_s2  (
	.I0(\u_npu_integration/flc/ll_di [12]),
	.I1(\u_npu_integration/flc/ll_di [4]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_4_6 )
);
defparam \u_npu_integration/flc/coef_data_4_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_3_s1  (
	.I0(\u_npu_integration/flc/ll_di [27]),
	.I1(\u_npu_integration/flc/ll_di [19]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_3_5 )
);
defparam \u_npu_integration/flc/coef_data_3_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_3_s2  (
	.I0(\u_npu_integration/flc/ll_di [11]),
	.I1(\u_npu_integration/flc/ll_di [3]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_3_6 )
);
defparam \u_npu_integration/flc/coef_data_3_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_2_s1  (
	.I0(\u_npu_integration/flc/ll_di [26]),
	.I1(\u_npu_integration/flc/ll_di [18]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_2_5 )
);
defparam \u_npu_integration/flc/coef_data_2_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_2_s2  (
	.I0(\u_npu_integration/flc/ll_di [10]),
	.I1(\u_npu_integration/flc/ll_di [2]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_2_6 )
);
defparam \u_npu_integration/flc/coef_data_2_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_1_s1  (
	.I0(\u_npu_integration/flc/ll_di [25]),
	.I1(\u_npu_integration/flc/ll_di [17]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_1_5 )
);
defparam \u_npu_integration/flc/coef_data_1_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_1_s2  (
	.I0(\u_npu_integration/flc/ll_di [9]),
	.I1(\u_npu_integration/flc/ll_di [1]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_1_6 )
);
defparam \u_npu_integration/flc/coef_data_1_s2 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_0_s1  (
	.I0(\u_npu_integration/flc/ll_di [24]),
	.I1(\u_npu_integration/flc/ll_di [16]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_0_5 )
);
defparam \u_npu_integration/flc/coef_data_0_s1 .INIT=8'hCA;
LUT3 \u_npu_integration/flc/coef_data_0_s2  (
	.I0(\u_npu_integration/flc/ll_di [8]),
	.I1(\u_npu_integration/flc/ll_di [0]),
	.I2(\u_npu_integration/coef_addr [0]),
	.F(\u_npu_integration/flc/mux_ll_di_0_6 )
);
defparam \u_npu_integration/flc/coef_data_0_s2 .INIT=8'hCA;
LUT4 \u_npu_integration/flc/coef_ready_Z_s  (
	.I0(\u_npu_integration/flc/cstate_0 [3]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/cstate_0 [4]),
	.I3(\u_npu_integration/coef_ready_Z_3 ),
	.F(\u_npu_integration/coef_ready_Z )
);
defparam \u_npu_integration/flc/coef_ready_Z_s .INIT=16'h4000;
LUT2 \u_npu_integration/flc/n235_s0  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n235_3 )
);
defparam \u_npu_integration/flc/n235_s0 .INIT=4'h4;
LUT4 \u_npu_integration/flc/n240_s0  (
	.I0(\u_npu_integration/cstate [1]),
	.I1(\u_npu_integration/flc/cstate_0 [4]),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/coef_ready_Z_3 ),
	.F(\u_npu_integration/flc/n240_3 )
);
defparam \u_npu_integration/flc/n240_s0 .INIT=16'h1000;
LUT4 \u_npu_integration/flc/n244_s0  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/cstate_0 [0]),
	.I2(\u_npu_integration/cstate [1]),
	.I3(\u_npu_integration/flc/n339_12 ),
	.F(\u_npu_integration/flc/n244_3 )
);
defparam \u_npu_integration/flc/n244_s0 .INIT=16'h4000;
LUT3 \u_npu_integration/flc/n276_s0  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/n339_12 ),
	.F(\u_npu_integration/flc/n276_3 )
);
defparam \u_npu_integration/flc/n276_s0 .INIT=8'hE0;
LUT4 \u_npu_integration/flc/n290_s0  (
	.I0(\u_npu_integration/cstate [1]),
	.I1(\u_npu_integration/flc/cstate_0 [3]),
	.I2(\u_npu_integration/flc/cstate_0 [4]),
	.I3(\u_npu_integration/flc/cstate_0 [0]),
	.F(\u_npu_integration/flc/n290_3 )
);
defparam \u_npu_integration/flc/n290_s0 .INIT=16'h0100;
LUT3 \u_npu_integration/flc/n298_s0  (
	.I0(\u_npu_integration/flc/n290_3 ),
	.I1(\u_npu_integration/flc/n240_3 ),
	.I2(\u_npu_integration/flc/n294_4 ),
	.F(\u_npu_integration/flc/n298_3 )
);
defparam \u_npu_integration/flc/n298_s0 .INIT=8'hFE;
LUT3 \u_npu_integration/flc/n314_s0  (
	.I0(\u_npu_integration/flc/n240_3 ),
	.I1(\u_npu_integration/flc/n244_3 ),
	.I2(\u_npu_integration/flc/n264_5 ),
	.F(\u_npu_integration/flc/n314_3 )
);
defparam \u_npu_integration/flc/n314_s0 .INIT=8'hFE;
LUT3 \u_npu_integration/flc/nstate_2_s41  (
	.I0(\u_npu_integration/flc/nstate_2_56 ),
	.I1(\u_npu_integration/flc/cstate_0 [4]),
	.I2(\u_npu_integration/flc/nstate_2_57 ),
	.F(\u_npu_integration/flc/nstate [2])
);
defparam \u_npu_integration/flc/nstate_2_s41 .INIT=8'h0D;
LUT4 \u_npu_integration/flc/nstate_1_s41  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/flc/nstate_1_55 ),
	.I2(\u_npu_integration/flc/nstate_1_73 ),
	.I3(\u_npu_integration/flc/nstate_1_57 ),
	.F(\u_npu_integration/flc/nstate [1])
);
defparam \u_npu_integration/flc/nstate_1_s41 .INIT=16'hFFB0;
LUT4 \u_npu_integration/flc/nstate_0_s39  (
	.I0(\u_npu_integration/flc/nstate_0_52 ),
	.I1(\u_npu_integration/flc/nstate_0_53 ),
	.I2(\u_npu_integration/flc/nstate_0_54 ),
	.I3(\u_npu_integration/flc/cstate_0 [3]),
	.F(\u_npu_integration/flc/nstate [0])
);
defparam \u_npu_integration/flc/nstate_0_s39 .INIT=16'hC050;
LUT4 \u_npu_integration/flc/n267_s5  (
	.I0(\u_npu_integration/cstate [1]),
	.I1(\u_npu_integration/flc/n267_10 ),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/flc/cstate_0 [4]),
	.F(\u_npu_integration/flc/n339_12 )
);
defparam \u_npu_integration/flc/n267_s5 .INIT=16'h0834;
LUT4 \u_npu_integration/flc/n339_s8  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [17]),
	.I2(\u_npu_integration/flc/n235_3 ),
	.I3(\u_npu_integration/flc/n240_3 ),
	.F(\u_npu_integration/flc/n339_14 )
);
defparam \u_npu_integration/flc/n339_s8 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/nstate_3_s38  (
	.I0(\u_npu_integration/flc/nstate_3_50 ),
	.I1(\u_npu_integration/flc/cstate_0 [4]),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/flc/nstate_3_51 ),
	.F(\u_npu_integration/flc/nstate [3])
);
defparam \u_npu_integration/flc/nstate_3_s38 .INIT=16'h0230;
LUT4 \u_npu_integration/flc/n391_s1  (
	.I0(\u_npu_integration/flc/n391_6 ),
	.I1(\u_npu_integration/flc/n391_7 ),
	.I2(\u_npu_integration/flc/n391_8 ),
	.I3(\u_npu_integration/flc/n391_9 ),
	.F(\u_npu_integration/flc/n391_5 )
);
defparam \u_npu_integration/flc/n391_s1 .INIT=16'h4000;
LUT2 \u_npu_integration/flc/coef_ready_Z_s0  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/flc/cstate_0 [2]),
	.F(\u_npu_integration/coef_ready_Z_3 )
);
defparam \u_npu_integration/flc/coef_ready_Z_s0 .INIT=4'h1;
LUT3 \u_npu_integration/flc/n294_s1  (
	.I0(\u_npu_integration/flc/cstate_0 [4]),
	.I1(\u_npu_integration/flc/cstate_0 [3]),
	.I2(\u_npu_integration/flc/nstate_3_51 ),
	.F(\u_npu_integration/flc/n294_4 )
);
defparam \u_npu_integration/flc/n294_s1 .INIT=8'h40;
LUT4 \u_npu_integration/flc/nstate_2_s42  (
	.I0(\u_npu_integration/flc/ll_di [0]),
	.I1(\u_npu_integration/flc/nstate_2_58 ),
	.I2(\u_npu_integration/flc/cstate_0 [0]),
	.I3(\u_npu_integration/flc/cstate_0 [2]),
	.F(\u_npu_integration/flc/nstate_2_56 )
);
defparam \u_npu_integration/flc/nstate_2_s42 .INIT=16'hC83F;
LUT4 \u_npu_integration/flc/nstate_2_s43  (
	.I0(\u_npu_integration/flc/nstate_0_52 ),
	.I1(\u_npu_integration/flc/cstate_0 [2]),
	.I2(\u_npu_integration/flc/n263_12 ),
	.I3(\u_npu_integration/nstate_4_48 ),
	.F(\u_npu_integration/flc/nstate_2_57 )
);
defparam \u_npu_integration/flc/nstate_2_s43 .INIT=16'h0B00;
LUT2 \u_npu_integration/flc/nstate_1_s42  (
	.I0(\u_npu_integration/flc/nstate_1_58 ),
	.I1(\u_npu_integration/coef_read_Z ),
	.F(\u_npu_integration/flc/nstate_1_55 )
);
defparam \u_npu_integration/flc/nstate_1_s42 .INIT=4'h4;
LUT4 \u_npu_integration/flc/nstate_1_s44  (
	.I0(\u_npu_integration/cstate [1]),
	.I1(\u_npu_integration/flc/nstate_1_59 ),
	.I2(\u_npu_integration/flc/cstate_0 [4]),
	.I3(\u_npu_integration/flc/cstate_0 [0]),
	.F(\u_npu_integration/flc/nstate_1_57 )
);
defparam \u_npu_integration/flc/nstate_1_s44 .INIT=16'h030A;
LUT2 \u_npu_integration/flc/nstate_0_s40  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/flc/nstate_3_50 ),
	.F(\u_npu_integration/flc/nstate_0_52 )
);
defparam \u_npu_integration/flc/nstate_0_s40 .INIT=4'h8;
LUT4 \u_npu_integration/flc/nstate_0_s41  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/nstate_3_50 ),
	.I2(\u_npu_integration/cstate [1]),
	.I3(\u_npu_integration/flc/cstate_0 [0]),
	.F(\u_npu_integration/flc/nstate_0_53 )
);
defparam \u_npu_integration/flc/nstate_0_s41 .INIT=16'h02EF;
LUT4 \u_npu_integration/flc/nstate_0_s42  (
	.I0(\u_npu_integration/flc/nstate_0_55 ),
	.I1(\u_npu_integration/flc/nstate_0_56 ),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/flc/cstate_0 [4]),
	.F(\u_npu_integration/flc/nstate_0_54 )
);
defparam \u_npu_integration/flc/nstate_0_s42 .INIT=16'h03F5;
LUT3 \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s3  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [1]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [3]),
	.I2(\u_npu_integration/flc/r_pwr_on_dly_cnt [2]),
	.F(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_7 )
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s3 .INIT=8'h10;
LUT4 \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s4  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [8]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [10]),
	.I2(\u_npu_integration/flc/r_pwr_on_dly_cnt [9]),
	.I3(\u_npu_integration/flc/r_pwr_on_dly_cnt [11]),
	.F(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_8 )
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s4 .INIT=16'h1000;
LUT4 \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s5  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [4]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [7]),
	.I2(\u_npu_integration/flc/r_pwr_on_dly_cnt [6]),
	.I3(\u_npu_integration/flc/r_pwr_on_dly_cnt [5]),
	.F(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_9 )
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s5 .INIT=16'h1000;
LUT4 \u_npu_integration/flc/n267_s6  (
	.I0(\u_npu_integration/flc/cstate_0 [3]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/cstate_0 [0]),
	.F(\u_npu_integration/flc/n267_10 )
);
defparam \u_npu_integration/flc/n267_s6 .INIT=16'h33AC;
LUT4 \u_npu_integration/flc/nstate_4_s38  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/flc/cstate_0 [4]),
	.F(\u_npu_integration/nstate_4_48 )
);
defparam \u_npu_integration/flc/nstate_4_s38 .INIT=16'h0700;
LUT4 \u_npu_integration/flc/nstate_3_s39  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/ll_cstate [0]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/nstate_3_50 )
);
defparam \u_npu_integration/flc/nstate_3_s39 .INIT=16'h1001;
LUT3 \u_npu_integration/flc/nstate_3_s40  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.F(\u_npu_integration/flc/nstate_3_51 )
);
defparam \u_npu_integration/flc/nstate_3_s40 .INIT=8'h80;
LUT4 \u_npu_integration/flc/n391_s2  (
	.I0(\u_npu_integration/flc/n391_10 ),
	.I1(\u_npu_integration/coef_addr [10]),
	.I2(\u_npu_integration/flc/prev_addr [10]),
	.I3(\u_npu_integration/flc/n391_11 ),
	.F(\u_npu_integration/flc/n391_6 )
);
defparam \u_npu_integration/flc/n391_s2 .INIT=16'hD33C;
LUT3 \u_npu_integration/flc/n391_s3  (
	.I0(\u_npu_integration/flc/n391_12 ),
	.I1(\u_npu_integration/flc/n391_13 ),
	.I2(\u_npu_integration/flc/n391_14 ),
	.F(\u_npu_integration/flc/n391_7 )
);
defparam \u_npu_integration/flc/n391_s3 .INIT=8'h01;
LUT4 \u_npu_integration/flc/n391_s4  (
	.I0(\u_npu_integration/flc/n391_15 ),
	.I1(\u_npu_integration/coef_read_Z ),
	.I2(\u_npu_integration/flc/n391_16 ),
	.I3(\u_npu_integration/flc/n391_17 ),
	.F(\u_npu_integration/flc/n391_8 )
);
defparam \u_npu_integration/flc/n391_s4 .INIT=16'h4000;
LUT4 \u_npu_integration/flc/n391_s5  (
	.I0(\u_npu_integration/flc/prev_addr [21]),
	.I1(\u_npu_integration/flc/n391_18 ),
	.I2(\u_npu_integration/flc/n391_19 ),
	.I3(\u_npu_integration/flc/n391_20 ),
	.F(\u_npu_integration/flc/n391_9 )
);
defparam \u_npu_integration/flc/n391_s5 .INIT=16'h4000;
LUT4 \u_npu_integration/flc/nstate_2_s44  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/flc/nstate_3_50 ),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/cstate [1]),
	.F(\u_npu_integration/flc/nstate_2_58 )
);
defparam \u_npu_integration/flc/nstate_2_s44 .INIT=16'hF800;
LUT4 \u_npu_integration/flc/nstate_1_s45  (
	.I0(\u_npu_integration/flc/prev_addr [21]),
	.I1(\u_npu_integration/flc/nstate_1_60 ),
	.I2(\u_npu_integration/flc/nstate_1_61 ),
	.I3(\u_npu_integration/flc/nstate_1_62 ),
	.F(\u_npu_integration/flc/nstate_1_58 )
);
defparam \u_npu_integration/flc/nstate_1_s45 .INIT=16'h1000;
LUT4 \u_npu_integration/flc/nstate_1_s46  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/cstate [1]),
	.I2(\u_npu_integration/flc/nstate_3_50 ),
	.I3(\u_npu_integration/flc/cstate_0 [3]),
	.F(\u_npu_integration/flc/nstate_1_59 )
);
defparam \u_npu_integration/flc/nstate_1_s46 .INIT=16'hCEC0;
LUT4 \u_npu_integration/flc/nstate_0_s43  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.I2(\u_npu_integration/flc/cstate_0 [0]),
	.I3(\u_npu_integration/cstate [1]),
	.F(\u_npu_integration/flc/nstate_0_55 )
);
defparam \u_npu_integration/flc/nstate_0_s43 .INIT=16'h00F4;
LUT4 \u_npu_integration/flc/nstate_0_s44  (
	.I0(\u_npu_integration/coef_ready_Z_3 ),
	.I1(\u_npu_integration/coef_read_Z ),
	.I2(\u_npu_integration/flc/nstate_1_58 ),
	.I3(\u_npu_integration/cstate [1]),
	.F(\u_npu_integration/flc/nstate_0_56 )
);
defparam \u_npu_integration/flc/nstate_0_s44 .INIT=16'h7F00;
LUT4 \u_npu_integration/flc/n391_s6  (
	.I0(\u_npu_integration/flc/prev_addr [11]),
	.I1(\u_npu_integration/coef_addr [12]),
	.I2(\u_npu_integration/flc/prev_addr [12]),
	.I3(\u_npu_integration/coef_addr [11]),
	.F(\u_npu_integration/flc/n391_10 )
);
defparam \u_npu_integration/flc/n391_s6 .INIT=16'h553C;
LUT3 \u_npu_integration/flc/n391_s7  (
	.I0(\u_npu_integration/flc/prev_addr [8]),
	.I1(\u_npu_integration/flc/prev_addr [9]),
	.I2(\u_npu_integration/flc/n391_21 ),
	.F(\u_npu_integration/flc/n391_11 )
);
defparam \u_npu_integration/flc/n391_s7 .INIT=8'h80;
LUT4 \u_npu_integration/flc/n391_s8  (
	.I0(\u_npu_integration/flc/n391_22 ),
	.I1(\u_npu_integration/coef_addr [6]),
	.I2(\u_npu_integration/flc/prev_addr [6]),
	.I3(\u_npu_integration/flc/n391_23 ),
	.F(\u_npu_integration/flc/n391_12 )
);
defparam \u_npu_integration/flc/n391_s8 .INIT=16'hE33C;
LUT4 \u_npu_integration/flc/n391_s9  (
	.I0(\u_npu_integration/coef_addr [3]),
	.I1(\u_npu_integration/flc/n391_24 ),
	.I2(\u_npu_integration/flc/prev_addr [2]),
	.I3(\u_npu_integration/flc/prev_addr [3]),
	.F(\u_npu_integration/flc/n391_13 )
);
defparam \u_npu_integration/flc/n391_s9 .INIT=16'hBDDE;
LUT3 \u_npu_integration/flc/n391_s10  (
	.I0(\u_npu_integration/coef_addr [15]),
	.I1(\u_npu_integration/flc/n391_25 ),
	.I2(\u_npu_integration/flc/prev_addr [15]),
	.F(\u_npu_integration/flc/n391_14 )
);
defparam \u_npu_integration/flc/n391_s10 .INIT=8'h10;
LUT4 \u_npu_integration/flc/n391_s11  (
	.I0(\u_npu_integration/flc/prev_addr [13]),
	.I1(\u_npu_integration/flc/prev_addr [14]),
	.I2(\u_npu_integration/flc/n391_26 ),
	.I3(\u_npu_integration/flc/n391_27 ),
	.F(\u_npu_integration/flc/n391_15 )
);
defparam \u_npu_integration/flc/n391_s11 .INIT=16'h007F;
LUT4 \u_npu_integration/flc/n391_s12  (
	.I0(\u_npu_integration/flc/n391_28 ),
	.I1(\u_npu_integration/coef_addr [13]),
	.I2(\u_npu_integration/flc/prev_addr [13]),
	.I3(\u_npu_integration/flc/n391_26 ),
	.F(\u_npu_integration/flc/n391_16 )
);
defparam \u_npu_integration/flc/n391_s12 .INIT=16'h5EC3;
LUT4 \u_npu_integration/flc/n391_s13  (
	.I0(\u_npu_integration/flc/prev_addr [10]),
	.I1(\u_npu_integration/flc/n391_11 ),
	.I2(\u_npu_integration/flc/n391_29 ),
	.I3(\u_npu_integration/flc/n391_30 ),
	.F(\u_npu_integration/flc/n391_17 )
);
defparam \u_npu_integration/flc/n391_s13 .INIT=16'h00F8;
LUT4 \u_npu_integration/flc/n391_s14  (
	.I0(\u_npu_integration/flc/n391_40 ),
	.I1(\u_npu_integration/flc/prev_addr [2]),
	.I2(\u_npu_integration/coef_addr [2]),
	.I3(\u_npu_integration/coef_ready_Z ),
	.F(\u_npu_integration/flc/n391_18 )
);
defparam \u_npu_integration/flc/n391_s14 .INIT=16'h1400;
LUT4 \u_npu_integration/flc/n391_s15  (
	.I0(\u_npu_integration/flc/prev_addr [18]),
	.I1(\u_npu_integration/coef_addr [19]),
	.I2(\u_npu_integration/flc/prev_addr [19]),
	.I3(\u_npu_integration/flc/n391_32 ),
	.F(\u_npu_integration/flc/n391_19 )
);
defparam \u_npu_integration/flc/n391_s15 .INIT=16'hCB00;
LUT4 \u_npu_integration/flc/n391_s16  (
	.I0(\u_npu_integration/flc/nstate_1_60 ),
	.I1(\u_npu_integration/coef_addr [5]),
	.I2(\u_npu_integration/flc/n391_33 ),
	.I3(\u_npu_integration/flc/n391_34 ),
	.F(\u_npu_integration/flc/n391_20 )
);
defparam \u_npu_integration/flc/n391_s16 .INIT=16'h1400;
LUT4 \u_npu_integration/flc/nstate_1_s47  (
	.I0(\u_npu_integration/flc/nstate_1_63 ),
	.I1(\u_npu_integration/flc/nstate_1_64 ),
	.I2(\u_npu_integration/coef_addr [18]),
	.I3(\u_npu_integration/flc/prev_addr [18]),
	.F(\u_npu_integration/flc/nstate_1_60 )
);
defparam \u_npu_integration/flc/nstate_1_s47 .INIT=16'hDB3D;
LUT4 \u_npu_integration/flc/nstate_1_s48  (
	.I0(\u_npu_integration/coef_addr [4]),
	.I1(\u_npu_integration/flc/prev_addr [4]),
	.I2(\u_npu_integration/flc/n391_29 ),
	.I3(\u_npu_integration/flc/nstate_1_65 ),
	.F(\u_npu_integration/flc/nstate_1_61 )
);
defparam \u_npu_integration/flc/nstate_1_s48 .INIT=16'h9000;
LUT4 \u_npu_integration/flc/nstate_1_s49  (
	.I0(\u_npu_integration/flc/n391_22 ),
	.I1(\u_npu_integration/flc/nstate_1_66 ),
	.I2(\u_npu_integration/flc/nstate_1_67 ),
	.I3(\u_npu_integration/flc/nstate_1_68 ),
	.F(\u_npu_integration/flc/nstate_1_62 )
);
defparam \u_npu_integration/flc/nstate_1_s49 .INIT=16'h8000;
LUT3 \u_npu_integration/flc/n391_s17  (
	.I0(\u_npu_integration/flc/prev_addr [6]),
	.I1(\u_npu_integration/flc/prev_addr [7]),
	.I2(\u_npu_integration/flc/n391_23 ),
	.F(\u_npu_integration/flc/n391_21 )
);
defparam \u_npu_integration/flc/n391_s17 .INIT=8'h80;
LUT2 \u_npu_integration/flc/n391_s18  (
	.I0(\u_npu_integration/coef_addr [7]),
	.I1(\u_npu_integration/flc/prev_addr [7]),
	.F(\u_npu_integration/flc/n391_22 )
);
defparam \u_npu_integration/flc/n391_s18 .INIT=4'h9;
LUT4 \u_npu_integration/flc/n391_s19  (
	.I0(\u_npu_integration/flc/prev_addr [2]),
	.I1(\u_npu_integration/flc/prev_addr [3]),
	.I2(\u_npu_integration/flc/prev_addr [4]),
	.I3(\u_npu_integration/flc/prev_addr [5]),
	.F(\u_npu_integration/flc/n391_23 )
);
defparam \u_npu_integration/flc/n391_s19 .INIT=16'h8000;
LUT2 \u_npu_integration/flc/n391_s20  (
	.I0(\u_npu_integration/coef_addr [4]),
	.I1(\u_npu_integration/flc/prev_addr [4]),
	.F(\u_npu_integration/flc/n391_24 )
);
defparam \u_npu_integration/flc/n391_s20 .INIT=4'h6;
LUT4 \u_npu_integration/flc/n391_s21  (
	.I0(\u_npu_integration/flc/prev_addr [16]),
	.I1(\u_npu_integration/coef_addr [17]),
	.I2(\u_npu_integration/flc/prev_addr [17]),
	.I3(\u_npu_integration/coef_addr [16]),
	.F(\u_npu_integration/flc/n391_25 )
);
defparam \u_npu_integration/flc/n391_s21 .INIT=16'h553C;
LUT4 \u_npu_integration/flc/n391_s22  (
	.I0(\u_npu_integration/flc/prev_addr [10]),
	.I1(\u_npu_integration/flc/prev_addr [11]),
	.I2(\u_npu_integration/flc/prev_addr [12]),
	.I3(\u_npu_integration/flc/n391_11 ),
	.F(\u_npu_integration/flc/n391_26 )
);
defparam \u_npu_integration/flc/n391_s22 .INIT=16'h8000;
LUT3 \u_npu_integration/flc/n391_s23  (
	.I0(\u_npu_integration/coef_addr [15]),
	.I1(\u_npu_integration/flc/prev_addr [15]),
	.I2(\u_npu_integration/flc/nstate_1_65 ),
	.F(\u_npu_integration/flc/n391_27 )
);
defparam \u_npu_integration/flc/n391_s23 .INIT=8'h90;
LUT4 \u_npu_integration/flc/n391_s24  (
	.I0(\u_npu_integration/flc/n391_35 ),
	.I1(\u_npu_integration/coef_addr [14]),
	.I2(\u_npu_integration/flc/prev_addr [13]),
	.I3(\u_npu_integration/flc/prev_addr [14]),
	.F(\u_npu_integration/flc/n391_28 )
);
defparam \u_npu_integration/flc/n391_s24 .INIT=16'hE33C;
LUT4 \u_npu_integration/flc/n391_s25  (
	.I0(\u_npu_integration/coef_addr [11]),
	.I1(\u_npu_integration/flc/prev_addr [11]),
	.I2(\u_npu_integration/coef_addr [12]),
	.I3(\u_npu_integration/flc/prev_addr [12]),
	.F(\u_npu_integration/flc/n391_29 )
);
defparam \u_npu_integration/flc/n391_s25 .INIT=16'h9009;
LUT4 \u_npu_integration/flc/n391_s26  (
	.I0(\u_npu_integration/flc/n391_36 ),
	.I1(\u_npu_integration/coef_addr [8]),
	.I2(\u_npu_integration/flc/prev_addr [8]),
	.I3(\u_npu_integration/flc/n391_21 ),
	.F(\u_npu_integration/flc/n391_30 )
);
defparam \u_npu_integration/flc/n391_s26 .INIT=16'hA23C;
LUT4 \u_npu_integration/flc/n391_s28  (
	.I0(\u_npu_integration/flc/prev_addr [11]),
	.I1(\u_npu_integration/coef_addr [12]),
	.I2(\u_npu_integration/flc/prev_addr [12]),
	.I3(\u_npu_integration/flc/n391_37 ),
	.F(\u_npu_integration/flc/n391_32 )
);
defparam \u_npu_integration/flc/n391_s28 .INIT=16'h00EB;
LUT4 \u_npu_integration/flc/n391_s29  (
	.I0(\u_npu_integration/flc/prev_addr [2]),
	.I1(\u_npu_integration/flc/prev_addr [3]),
	.I2(\u_npu_integration/flc/prev_addr [4]),
	.I3(\u_npu_integration/flc/prev_addr [5]),
	.F(\u_npu_integration/flc/n391_33 )
);
defparam \u_npu_integration/flc/n391_s29 .INIT=16'h807F;
LUT4 \u_npu_integration/flc/n391_s30  (
	.I0(\u_npu_integration/coef_addr [6]),
	.I1(\u_npu_integration/flc/prev_addr [6]),
	.I2(\u_npu_integration/flc/n391_22 ),
	.I3(\u_npu_integration/flc/n391_38 ),
	.F(\u_npu_integration/flc/n391_34 )
);
defparam \u_npu_integration/flc/n391_s30 .INIT=16'h00F4;
LUT2 \u_npu_integration/flc/nstate_1_s50  (
	.I0(\u_npu_integration/coef_addr [19]),
	.I1(\u_npu_integration/flc/prev_addr [19]),
	.F(\u_npu_integration/flc/nstate_1_63 )
);
defparam \u_npu_integration/flc/nstate_1_s50 .INIT=4'h9;
LUT2 \u_npu_integration/flc/nstate_1_s51  (
	.I0(\u_npu_integration/coef_addr [17]),
	.I1(\u_npu_integration/flc/prev_addr [17]),
	.F(\u_npu_integration/flc/nstate_1_64 )
);
defparam \u_npu_integration/flc/nstate_1_s51 .INIT=4'h4;
LUT4 \u_npu_integration/flc/nstate_1_s52  (
	.I0(\u_npu_integration/coef_addr [16]),
	.I1(\u_npu_integration/flc/prev_addr [16]),
	.I2(\u_npu_integration/coef_addr [17]),
	.I3(\u_npu_integration/flc/prev_addr [17]),
	.F(\u_npu_integration/flc/nstate_1_65 )
);
defparam \u_npu_integration/flc/nstate_1_s52 .INIT=16'h9009;
LUT3 \u_npu_integration/flc/nstate_1_s53  (
	.I0(\u_npu_integration/coef_addr [8]),
	.I1(\u_npu_integration/flc/prev_addr [8]),
	.I2(\u_npu_integration/flc/nstate_1_69 ),
	.F(\u_npu_integration/flc/nstate_1_66 )
);
defparam \u_npu_integration/flc/nstate_1_s53 .INIT=8'h90;
LUT4 \u_npu_integration/flc/nstate_1_s54  (
	.I0(\u_npu_integration/flc/n391_36 ),
	.I1(\u_npu_integration/coef_addr [10]),
	.I2(\u_npu_integration/flc/prev_addr [10]),
	.I3(\u_npu_integration/flc/nstate_1_70 ),
	.F(\u_npu_integration/flc/nstate_1_67 )
);
defparam \u_npu_integration/flc/nstate_1_s54 .INIT=16'h8200;
LUT3 \u_npu_integration/flc/nstate_1_s55  (
	.I0(\u_npu_integration/coef_addr [13]),
	.I1(\u_npu_integration/flc/prev_addr [13]),
	.I2(\u_npu_integration/flc/nstate_1_71 ),
	.F(\u_npu_integration/flc/nstate_1_68 )
);
defparam \u_npu_integration/flc/nstate_1_s55 .INIT=8'h90;
LUT3 \u_npu_integration/flc/n391_s31  (
	.I0(\u_npu_integration/flc/nstate_1_65 ),
	.I1(\u_npu_integration/flc/prev_addr [15]),
	.I2(\u_npu_integration/coef_addr [15]),
	.F(\u_npu_integration/flc/n391_35 )
);
defparam \u_npu_integration/flc/n391_s31 .INIT=8'hD3;
LUT2 \u_npu_integration/flc/n391_s32  (
	.I0(\u_npu_integration/coef_addr [9]),
	.I1(\u_npu_integration/flc/prev_addr [9]),
	.F(\u_npu_integration/flc/n391_36 )
);
defparam \u_npu_integration/flc/n391_s32 .INIT=4'h9;
LUT4 \u_npu_integration/flc/n391_s33  (
	.I0(\u_npu_integration/coef_addr [13]),
	.I1(\u_npu_integration/flc/prev_addr [13]),
	.I2(\u_npu_integration/coef_addr [14]),
	.I3(\u_npu_integration/flc/prev_addr [14]),
	.F(\u_npu_integration/flc/n391_37 )
);
defparam \u_npu_integration/flc/n391_s33 .INIT=16'h0BB0;
LUT3 \u_npu_integration/flc/n391_s34  (
	.I0(\u_npu_integration/flc/prev_addr [16]),
	.I1(\u_npu_integration/coef_addr [17]),
	.I2(\u_npu_integration/flc/prev_addr [17]),
	.F(\u_npu_integration/flc/n391_38 )
);
defparam \u_npu_integration/flc/n391_s34 .INIT=8'h14;
LUT4 \u_npu_integration/flc/nstate_1_s56  (
	.I0(\u_npu_integration/coef_addr [5]),
	.I1(\u_npu_integration/flc/prev_addr [5]),
	.I2(\u_npu_integration/coef_addr [6]),
	.I3(\u_npu_integration/flc/prev_addr [6]),
	.F(\u_npu_integration/flc/nstate_1_69 )
);
defparam \u_npu_integration/flc/nstate_1_s56 .INIT=16'h9009;
LUT4 \u_npu_integration/flc/nstate_1_s57  (
	.I0(\u_npu_integration/coef_addr [3]),
	.I1(\u_npu_integration/flc/prev_addr [3]),
	.I2(\u_npu_integration/coef_addr [14]),
	.I3(\u_npu_integration/flc/prev_addr [14]),
	.F(\u_npu_integration/flc/nstate_1_70 )
);
defparam \u_npu_integration/flc/nstate_1_s57 .INIT=16'h9009;
LUT4 \u_npu_integration/flc/nstate_1_s58  (
	.I0(\u_npu_integration/coef_addr [15]),
	.I1(\u_npu_integration/flc/prev_addr [15]),
	.I2(\u_npu_integration/coef_addr [2]),
	.I3(\u_npu_integration/flc/prev_addr [2]),
	.F(\u_npu_integration/flc/nstate_1_71 )
);
defparam \u_npu_integration/flc/nstate_1_s58 .INIT=16'h9009;
LUT4 \u_npu_integration/flc/n263_s6  (
	.I0(\u_npu_integration/flc/nstate_1_58 ),
	.I1(\u_npu_integration/coef_read_Z ),
	.I2(\u_npu_integration/flc/cstate_0 [4]),
	.I3(\u_npu_integration/flc/n339_12 ),
	.F(\u_npu_integration/flc/n263_12 )
);
defparam \u_npu_integration/flc/n263_s6 .INIT=16'h4F00;
LUT4 \u_npu_integration/flc/n391_s35  (
	.I0(\u_npu_integration/flc/prev_addr [8]),
	.I1(\u_npu_integration/coef_addr [8]),
	.I2(\u_npu_integration/coef_addr [9]),
	.I3(\u_npu_integration/flc/prev_addr [9]),
	.F(\u_npu_integration/flc/n391_40 )
);
defparam \u_npu_integration/flc/n391_s35 .INIT=16'h0DD0;
LUT4 \u_npu_integration/flc/nstate_1_s59  (
	.I0(\u_npu_integration/flc/cstate_0 [0]),
	.I1(\u_npu_integration/flc/nstate_3_50 ),
	.I2(\u_npu_integration/cstate [1]),
	.I3(\u_npu_integration/nstate_4_48 ),
	.F(\u_npu_integration/flc/nstate_1_73 )
);
defparam \u_npu_integration/flc/nstate_1_s59 .INIT=16'hF800;
LUT4 \u_npu_integration/flc/nstate_4_s39  (
	.I0(\u_npu_integration/flc/cstate_0 [4]),
	.I1(\u_npu_integration/flc/cstate_0 [3]),
	.I2(\u_npu_integration/flc/nstate_3_51 ),
	.I3(\u_npu_integration/nstate_4_48 ),
	.F(\u_npu_integration/flc/nstate_4_50 )
);
defparam \u_npu_integration/flc/nstate_4_s39 .INIT=16'hFF40;
LUT4 \u_npu_integration/flc/n302_s1  (
	.I0(\u_npu_integration/flc/n264_5 ),
	.I1(\u_npu_integration/flc/cstate_0 [4]),
	.I2(\u_npu_integration/flc/cstate_0 [3]),
	.I3(\u_npu_integration/flc/nstate_3_51 ),
	.F(\u_npu_integration/flc/n302_5 )
);
defparam \u_npu_integration/flc/n302_s1 .INIT=16'hBAAA;
LUT4 \u_npu_integration/flc/n384_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [2]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n384_15 )
);
defparam \u_npu_integration/flc/n384_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n381_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [3]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n381_15 )
);
defparam \u_npu_integration/flc/n381_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n378_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [4]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n378_15 )
);
defparam \u_npu_integration/flc/n378_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n375_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [5]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n375_15 )
);
defparam \u_npu_integration/flc/n375_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n372_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [6]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n372_15 )
);
defparam \u_npu_integration/flc/n372_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n369_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [7]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n369_15 )
);
defparam \u_npu_integration/flc/n369_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n366_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [8]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n366_15 )
);
defparam \u_npu_integration/flc/n366_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n363_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [9]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n363_15 )
);
defparam \u_npu_integration/flc/n363_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n360_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [10]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n360_15 )
);
defparam \u_npu_integration/flc/n360_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n357_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [11]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n357_15 )
);
defparam \u_npu_integration/flc/n357_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n354_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [12]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n354_15 )
);
defparam \u_npu_integration/flc/n354_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n351_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [13]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n351_15 )
);
defparam \u_npu_integration/flc/n351_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n348_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [14]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n348_15 )
);
defparam \u_npu_integration/flc/n348_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n345_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [15]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n345_15 )
);
defparam \u_npu_integration/flc/n345_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n342_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [16]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n342_15 )
);
defparam \u_npu_integration/flc/n342_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n335_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [18]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n335_15 )
);
defparam \u_npu_integration/flc/n335_s9 .INIT=16'h8F88;
LUT4 \u_npu_integration/flc/n332_s9  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/coef_addr [19]),
	.I2(\u_npu_integration/flc/cstate_0 [2]),
	.I3(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n332_15 )
);
defparam \u_npu_integration/flc/n332_s9 .INIT=16'h8F88;
LUT3 \u_npu_integration/flc/n306_s1  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/n290_3 ),
	.I2(\u_npu_integration/flc/n244_3 ),
	.F(\u_npu_integration/flc/n306_5 )
);
defparam \u_npu_integration/flc/n306_s1 .INIT=8'hF4;
LUT4 \u_npu_integration/flc/n294_s2  (
	.I0(\u_npu_integration/flc/cstate_0 [2]),
	.I1(\u_npu_integration/flc/n290_3 ),
	.I2(\u_npu_integration/flc/n240_3 ),
	.I3(\u_npu_integration/flc/n294_4 ),
	.F(\u_npu_integration/flc/n294_6 )
);
defparam \u_npu_integration/flc/n294_s2 .INIT=16'hFFF4;
LUT3 \u_npu_integration/flc/n264_s1  (
	.I0(\u_npu_integration/coef_ready_Z ),
	.I1(\u_npu_integration/flc/cstate_0 [2]),
	.I2(\u_npu_integration/flc/n290_3 ),
	.F(\u_npu_integration/flc/n264_5 )
);
defparam \u_npu_integration/flc/n264_s1 .INIT=8'hBA;
LUT4 \u_npu_integration/flc/n164_s3  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [0]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_7 ),
	.I2(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_8 ),
	.I3(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_9 ),
	.F(\u_npu_integration/flc/n164_8 )
);
defparam \u_npu_integration/flc/n164_s3 .INIT=16'h1555;
LUT4 \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s6  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [0]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_7 ),
	.I2(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_8 ),
	.I3(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_9 ),
	.F(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 )
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s6 .INIT=16'hBFFF;
DFFPE \u_npu_integration/flc/prev_addr_21_s0  (
	.D(GND),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [21])
);
defparam \u_npu_integration/flc/prev_addr_21_s0 .INIT=1'b1;
DFFPE \u_npu_integration/flc/prev_addr_19_s0  (
	.D(\u_npu_integration/coef_addr [19]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [19])
);
defparam \u_npu_integration/flc/prev_addr_19_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_18_s0  (
	.D(\u_npu_integration/coef_addr [18]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [18])
);
defparam \u_npu_integration/flc/prev_addr_18_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_17_s0  (
	.D(\u_npu_integration/coef_addr [17]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [17])
);
defparam \u_npu_integration/flc/prev_addr_17_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_16_s0  (
	.D(\u_npu_integration/coef_addr [16]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [16])
);
defparam \u_npu_integration/flc/prev_addr_16_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_15_s0  (
	.D(\u_npu_integration/coef_addr [15]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [15])
);
defparam \u_npu_integration/flc/prev_addr_15_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_14_s0  (
	.D(\u_npu_integration/coef_addr [14]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [14])
);
defparam \u_npu_integration/flc/prev_addr_14_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_13_s0  (
	.D(\u_npu_integration/coef_addr [13]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [13])
);
defparam \u_npu_integration/flc/prev_addr_13_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_12_s0  (
	.D(\u_npu_integration/coef_addr [12]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [12])
);
defparam \u_npu_integration/flc/prev_addr_12_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_11_s0  (
	.D(\u_npu_integration/coef_addr [11]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [11])
);
defparam \u_npu_integration/flc/prev_addr_11_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_10_s0  (
	.D(\u_npu_integration/coef_addr [10]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [10])
);
defparam \u_npu_integration/flc/prev_addr_10_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_9_s0  (
	.D(\u_npu_integration/coef_addr [9]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [9])
);
defparam \u_npu_integration/flc/prev_addr_9_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_8_s0  (
	.D(\u_npu_integration/coef_addr [8]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [8])
);
defparam \u_npu_integration/flc/prev_addr_8_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_7_s0  (
	.D(\u_npu_integration/coef_addr [7]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [7])
);
defparam \u_npu_integration/flc/prev_addr_7_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_6_s0  (
	.D(\u_npu_integration/coef_addr [6]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [6])
);
defparam \u_npu_integration/flc/prev_addr_6_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_5_s0  (
	.D(\u_npu_integration/coef_addr [5]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [5])
);
defparam \u_npu_integration/flc/prev_addr_5_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_4_s0  (
	.D(\u_npu_integration/coef_addr [4]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [4])
);
defparam \u_npu_integration/flc/prev_addr_4_s0 .INIT=1'b0;
DFFPE \u_npu_integration/flc/prev_addr_3_s0  (
	.D(\u_npu_integration/coef_addr [3]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.PRESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [3])
);
defparam \u_npu_integration/flc/prev_addr_3_s0 .INIT=1'b1;
DFFCE \u_npu_integration/flc/prev_addr_2_s0  (
	.D(\u_npu_integration/coef_addr [2]),
	.CLK(HCLK),
	.CE(\u_npu_integration/coef_read_Z ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/prev_addr [2])
);
defparam \u_npu_integration/flc/prev_addr_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s0  (
	.D(\u_npu_integration/flc/n153_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [11])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_11_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_10_s0  (
	.D(\u_npu_integration/flc/n154_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [10])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_10_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_9_s0  (
	.D(\u_npu_integration/flc/n155_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [9])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_9_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_8_s0  (
	.D(\u_npu_integration/flc/n156_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [8])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_8_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_7_s0  (
	.D(\u_npu_integration/flc/n157_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [7])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_7_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_6_s0  (
	.D(\u_npu_integration/flc/n158_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [6])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_6_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_5_s0  (
	.D(\u_npu_integration/flc/n159_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [5])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_5_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_4_s0  (
	.D(\u_npu_integration/flc/n160_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [4])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_4_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_3_s0  (
	.D(\u_npu_integration/flc/n161_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [3])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_3_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_2_s0  (
	.D(\u_npu_integration/flc/n162_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [2])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/r_pwr_on_dly_cnt_1_s0  (
	.D(\u_npu_integration/flc/n163_1 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/r_pwr_on_dly_cnt_11_11 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [1])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/cstate_4_s0  (
	.D(\u_npu_integration/flc/nstate_4_50 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/cstate_0 [4])
);
defparam \u_npu_integration/flc/cstate_4_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/cstate_3_s0  (
	.D(\u_npu_integration/flc/nstate [3]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/cstate_0 [3])
);
defparam \u_npu_integration/flc/cstate_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/cstate_2_s0  (
	.D(\u_npu_integration/flc/nstate [2]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/cstate_0 [2])
);
defparam \u_npu_integration/flc/cstate_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/cstate_1_s0  (
	.D(\u_npu_integration/flc/nstate [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/cstate [1])
);
defparam \u_npu_integration/flc/cstate_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/cstate_0_s0  (
	.D(\u_npu_integration/flc/nstate [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/cstate_0 [0])
);
defparam \u_npu_integration/flc/cstate_0_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/ll_start_s0  (
	.D(\u_npu_integration/flc/n263_12 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_start )
);
defparam \u_npu_integration/flc/ll_start_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/ll_cread_s0  (
	.D(\u_npu_integration/flc/n391_5 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_cread )
);
defparam \u_npu_integration/flc/ll_cread_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_mode_s1  (
	.D(\u_npu_integration/flc/n264_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_mode )
);
defparam \u_npu_integration/flc/ll_mode_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_len_1_s1  (
	.D(\u_npu_integration/flc/n240_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do_len [1])
);
defparam \u_npu_integration/flc/ll_do_len_1_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_len_0_s1  (
	.D(\u_npu_integration/flc/n276_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do_len [0])
);
defparam \u_npu_integration/flc/ll_do_len_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_di_len_2_s1  (
	.D(\u_npu_integration/coef_ready_Z ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di_len [2])
);
defparam \u_npu_integration/flc/ll_di_len_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_di_len_0_s1  (
	.D(\u_npu_integration/flc/n244_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di_len [0])
);
defparam \u_npu_integration/flc/ll_di_len_0_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_31_s1  (
	.D(\u_npu_integration/flc/n235_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [31])
);
defparam \u_npu_integration/flc/ll_do_31_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_30_s1  (
	.D(\u_npu_integration/flc/n290_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [30])
);
defparam \u_npu_integration/flc/ll_do_30_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_29_s1  (
	.D(\u_npu_integration/flc/n294_6 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [29])
);
defparam \u_npu_integration/flc/ll_do_29_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_28_s1  (
	.D(\u_npu_integration/flc/n298_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [28])
);
defparam \u_npu_integration/flc/ll_do_28_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_27_s1  (
	.D(\u_npu_integration/flc/n302_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [27])
);
defparam \u_npu_integration/flc/ll_do_27_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_26_s1  (
	.D(\u_npu_integration/flc/n306_5 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [26])
);
defparam \u_npu_integration/flc/ll_do_26_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_24_s1  (
	.D(\u_npu_integration/flc/n314_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [24])
);
defparam \u_npu_integration/flc/ll_do_24_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_19_s1  (
	.D(\u_npu_integration/flc/n332_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [19])
);
defparam \u_npu_integration/flc/ll_do_19_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_18_s1  (
	.D(\u_npu_integration/flc/n335_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [18])
);
defparam \u_npu_integration/flc/ll_do_18_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_17_s1  (
	.D(\u_npu_integration/flc/n339_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [17])
);
defparam \u_npu_integration/flc/ll_do_17_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_16_s1  (
	.D(\u_npu_integration/flc/n342_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [16])
);
defparam \u_npu_integration/flc/ll_do_16_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_15_s1  (
	.D(\u_npu_integration/flc/n345_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [15])
);
defparam \u_npu_integration/flc/ll_do_15_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_14_s1  (
	.D(\u_npu_integration/flc/n348_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [14])
);
defparam \u_npu_integration/flc/ll_do_14_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_13_s1  (
	.D(\u_npu_integration/flc/n351_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [13])
);
defparam \u_npu_integration/flc/ll_do_13_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_12_s1  (
	.D(\u_npu_integration/flc/n354_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [12])
);
defparam \u_npu_integration/flc/ll_do_12_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_11_s1  (
	.D(\u_npu_integration/flc/n357_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [11])
);
defparam \u_npu_integration/flc/ll_do_11_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_10_s1  (
	.D(\u_npu_integration/flc/n360_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [10])
);
defparam \u_npu_integration/flc/ll_do_10_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_9_s1  (
	.D(\u_npu_integration/flc/n363_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [9])
);
defparam \u_npu_integration/flc/ll_do_9_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_8_s1  (
	.D(\u_npu_integration/flc/n366_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [8])
);
defparam \u_npu_integration/flc/ll_do_8_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_7_s1  (
	.D(\u_npu_integration/flc/n369_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [7])
);
defparam \u_npu_integration/flc/ll_do_7_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_6_s1  (
	.D(\u_npu_integration/flc/n372_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [6])
);
defparam \u_npu_integration/flc/ll_do_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_5_s1  (
	.D(\u_npu_integration/flc/n375_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [5])
);
defparam \u_npu_integration/flc/ll_do_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_4_s1  (
	.D(\u_npu_integration/flc/n378_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [4])
);
defparam \u_npu_integration/flc/ll_do_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_3_s1  (
	.D(\u_npu_integration/flc/n381_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [3])
);
defparam \u_npu_integration/flc/ll_do_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/ll_do_2_s1  (
	.D(\u_npu_integration/flc/n384_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/n339_12 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_do [2])
);
defparam \u_npu_integration/flc/ll_do_2_s1 .INIT=1'b0;
DFFC \u_npu_integration/flc/r_pwr_on_dly_cnt_0_s2  (
	.D(\u_npu_integration/flc/n164_8 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/r_pwr_on_dly_cnt [0])
);
defparam \u_npu_integration/flc/r_pwr_on_dly_cnt_0_s2 .INIT=1'b0;
ALU \u_npu_integration/flc/n163_s  (
	.I0(\u_npu_integration/flc/r_pwr_on_dly_cnt [1]),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/flc/n163_2 ),
	.SUM(\u_npu_integration/flc/n163_1 )
);
defparam \u_npu_integration/flc/n163_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n162_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [2]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n163_2 ),
	.COUT(\u_npu_integration/flc/n162_2 ),
	.SUM(\u_npu_integration/flc/n162_1 )
);
defparam \u_npu_integration/flc/n162_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n161_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [3]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n162_2 ),
	.COUT(\u_npu_integration/flc/n161_2 ),
	.SUM(\u_npu_integration/flc/n161_1 )
);
defparam \u_npu_integration/flc/n161_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n160_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [4]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n161_2 ),
	.COUT(\u_npu_integration/flc/n160_2 ),
	.SUM(\u_npu_integration/flc/n160_1 )
);
defparam \u_npu_integration/flc/n160_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n159_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [5]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n160_2 ),
	.COUT(\u_npu_integration/flc/n159_2 ),
	.SUM(\u_npu_integration/flc/n159_1 )
);
defparam \u_npu_integration/flc/n159_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n158_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [6]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n159_2 ),
	.COUT(\u_npu_integration/flc/n158_2 ),
	.SUM(\u_npu_integration/flc/n158_1 )
);
defparam \u_npu_integration/flc/n158_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n157_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [7]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n158_2 ),
	.COUT(\u_npu_integration/flc/n157_2 ),
	.SUM(\u_npu_integration/flc/n157_1 )
);
defparam \u_npu_integration/flc/n157_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n156_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [8]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n157_2 ),
	.COUT(\u_npu_integration/flc/n156_2 ),
	.SUM(\u_npu_integration/flc/n156_1 )
);
defparam \u_npu_integration/flc/n156_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n155_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [9]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n156_2 ),
	.COUT(\u_npu_integration/flc/n155_2 ),
	.SUM(\u_npu_integration/flc/n155_1 )
);
defparam \u_npu_integration/flc/n155_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n154_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [10]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n155_2 ),
	.COUT(\u_npu_integration/flc/n154_2 ),
	.SUM(\u_npu_integration/flc/n154_1 )
);
defparam \u_npu_integration/flc/n154_s .ALU_MODE=0;
ALU \u_npu_integration/flc/n153_s  (
	.I0(GND),
	.I1(\u_npu_integration/flc/r_pwr_on_dly_cnt [11]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/n154_2 ),
	.COUT(\u_npu_integration/flc/n153_0_COUT ),
	.SUM(\u_npu_integration/flc/n153_1 )
);
defparam \u_npu_integration/flc/n153_s .ALU_MODE=0;
MUX2_LUT5 \u_npu_integration/flc/coef_data_7_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_7_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_7_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [7])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_6_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_6_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_6_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [6])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_5_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_5_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_5_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [5])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_4_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_4_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_4_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [4])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_3_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_3_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_3_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [3])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_2_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_2_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_2_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [2])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_1_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_1_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_1_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [1])
);
MUX2_LUT5 \u_npu_integration/flc/coef_data_0_s0  (
	.I0(\u_npu_integration/flc/mux_ll_di_0_5 ),
	.I1(\u_npu_integration/flc/mux_ll_di_0_6 ),
	.S0(\u_npu_integration/coef_addr [1]),
	.O(\u_npu_integration/coef_data [0])
);
LUT4 \u_npu_integration/flc/sqll/di_done_s0  (
	.I0(\u_npu_integration/flc/sqll/di_done_4 ),
	.I1(\u_npu_integration/flc/sqll/r_di_cnt [1]),
	.I2(\u_npu_integration/flc/sqll/r_di_cnt [0]),
	.I3(\u_npu_integration/flc/ll_di_len [0]),
	.F(\u_npu_integration/flc/sqll/di_done )
);
defparam \u_npu_integration/flc/sqll/di_done_s0 .INIT=16'h2002;
LUT2 \u_npu_integration/flc/sqll/n22_s0  (
	.I0(\u_npu_integration/flc/ll_cstate [2]),
	.I1(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n22_3 )
);
defparam \u_npu_integration/flc/sqll/n22_s0 .INIT=4'h1;
LUT2 \u_npu_integration/flc/sqll/n26_s0  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n26_3 )
);
defparam \u_npu_integration/flc/sqll/n26_s0 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n43_s0  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/ll_cstate [0]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n43_3 )
);
defparam \u_npu_integration/flc/sqll/n43_s0 .INIT=16'h1000;
LUT3 \u_npu_integration/flc/sqll/n78_s0  (
	.I0(\u_npu_integration/flc/sqll/rr_dout_0 [0]),
	.I1(\u_npu_integration/flc/sqll/rr_dout_0 [3]),
	.I2(\u_npu_integration/flc/ll_mode ),
	.F(n78_3)
);
defparam \u_npu_integration/flc/sqll/n78_s0 .INIT=8'hAC;
LUT4 \u_npu_integration/flc/sqll/n181_s0  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/ll_cstate [3]),
	.I3(\u_npu_integration/flc/ll_cstate [1]),
	.F(\u_npu_integration/flc/sqll/n181_3 )
);
defparam \u_npu_integration/flc/sqll/n181_s0 .INIT=16'h1801;
LUT4 \u_npu_integration/flc/sqll/n227_s0  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/ll_cstate [1]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n227_3 )
);
defparam \u_npu_integration/flc/sqll/n227_s0 .INIT=16'hFED3;
LUT2 \u_npu_integration/flc/sqll/spi_fl_io_0_s2  (
	.I0(\u_npu_integration/flc/sqll/r_quad_do_en ),
	.I1(\u_npu_integration/flc/ll_mode ),
	.F(spi_fl_io_0_5)
);
defparam \u_npu_integration/flc/sqll/spi_fl_io_0_s2 .INIT=4'h4;
LUT2 \u_npu_integration/flc/sqll/spi_fl_io_1_s2  (
	.I0(\u_npu_integration/flc/ll_mode ),
	.I1(\u_npu_integration/flc/sqll/r_quad_do_en ),
	.F(spi_fl_io_1_5)
);
defparam \u_npu_integration/flc/sqll/spi_fl_io_1_s2 .INIT=4'h7;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_2_s22  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/sqll/ll_nstate_2_34 ),
	.I2(\u_npu_integration/flc/ll_cstate [3]),
	.I3(\u_npu_integration/flc/sqll/ll_nstate_2_35 ),
	.F(\u_npu_integration/flc/sqll/ll_nstate [2])
);
defparam \u_npu_integration/flc/sqll/ll_nstate_2_s22 .INIT=16'h400F;
LUT3 \u_npu_integration/flc/sqll/ll_nstate_1_s21  (
	.I0(\u_npu_integration/flc/sqll/ll_nstate_1_32 ),
	.I1(\u_npu_integration/flc/sqll/n43_3 ),
	.I2(\u_npu_integration/flc/sqll/ll_nstate_1_33 ),
	.F(\u_npu_integration/flc/sqll/ll_nstate [1])
);
defparam \u_npu_integration/flc/sqll/ll_nstate_1_s21 .INIT=8'hF4;
LUT3 \u_npu_integration/flc/sqll/ll_nstate_0_s20  (
	.I0(\u_npu_integration/flc/sqll/ll_nstate_0_30 ),
	.I1(\u_npu_integration/flc/sqll/ll_nstate_0_31 ),
	.I2(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/ll_nstate [0])
);
defparam \u_npu_integration/flc/sqll/ll_nstate_0_s20 .INIT=8'hC5;
LUT2 \u_npu_integration/flc/sqll/n182_s5  (
	.I0(\u_npu_integration/flc/sqll/n181_3 ),
	.I1(\u_npu_integration/flc/sqll/n182_12 ),
	.F(\u_npu_integration/flc/sqll/n182_9 )
);
defparam \u_npu_integration/flc/sqll/n182_s5 .INIT=4'hE;
LUT4 \u_npu_integration/flc/sqll/n202_s10  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n202_14 )
);
defparam \u_npu_integration/flc/sqll/n202_s10 .INIT=16'h0345;
LUT4 \u_npu_integration/flc/sqll/n270_s10  (
	.I0(\u_npu_integration/flc/ll_cstate [3]),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/n270_15 )
);
defparam \u_npu_integration/flc/sqll/n270_s10 .INIT=16'h040B;
LUT4 \u_npu_integration/flc/sqll/n308_s10  (
	.I0(\u_npu_integration/flc/ll_cstate [3]),
	.I1(\u_npu_integration/flc/ll_cstate [0]),
	.I2(\u_npu_integration/flc/ll_cstate [1]),
	.I3(\u_npu_integration/flc/ll_cstate [2]),
	.F(\u_npu_integration/flc/sqll/n308_15 )
);
defparam \u_npu_integration/flc/sqll/n308_s10 .INIT=16'h040B;
LUT4 \u_npu_integration/flc/sqll/n359_s10  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/ll_cstate [3]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/n359_14 )
);
defparam \u_npu_integration/flc/sqll/n359_s10 .INIT=16'h0305;
LUT3 \u_npu_integration/flc/sqll/n232_s5  (
	.I0(\u_npu_integration/flc/sqll/n227_3 ),
	.I1(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I2(\u_npu_integration/flc/sqll/r_bit_cnt [1]),
	.F(\u_npu_integration/flc/sqll/n232_10 )
);
defparam \u_npu_integration/flc/sqll/n232_s5 .INIT=8'h14;
LUT2 \u_npu_integration/flc/sqll/n235_s5  (
	.I0(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I1(\u_npu_integration/flc/sqll/n227_3 ),
	.F(\u_npu_integration/flc/sqll/n235_10 )
);
defparam \u_npu_integration/flc/sqll/n235_s5 .INIT=4'h1;
LUT3 \u_npu_integration/flc/sqll/n60_s5  (
	.I0(\u_npu_integration/flc/sqll/n60_10 ),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [6]),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n60_9 )
);
defparam \u_npu_integration/flc/sqll/n60_s5 .INIT=8'h60;
LUT4 \u_npu_integration/flc/sqll/n61_s5  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [4]),
	.I1(\u_npu_integration/flc/sqll/n61_10 ),
	.I2(\u_npu_integration/flc/sqll/r_hold_timeout [5]),
	.I3(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n61_9 )
);
defparam \u_npu_integration/flc/sqll/n61_s5 .INIT=16'h7800;
LUT3 \u_npu_integration/flc/sqll/n62_s5  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [4]),
	.I1(\u_npu_integration/flc/sqll/n61_10 ),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n62_9 )
);
defparam \u_npu_integration/flc/sqll/n62_s5 .INIT=8'h60;
LUT3 \u_npu_integration/flc/sqll/n63_s5  (
	.I0(\u_npu_integration/flc/sqll/n63_10 ),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [3]),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n63_9 )
);
defparam \u_npu_integration/flc/sqll/n63_s5 .INIT=8'h60;
LUT4 \u_npu_integration/flc/sqll/n64_s5  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [0]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [1]),
	.I2(\u_npu_integration/flc/sqll/r_hold_timeout [2]),
	.I3(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n64_9 )
);
defparam \u_npu_integration/flc/sqll/n64_s5 .INIT=16'h7800;
LUT3 \u_npu_integration/flc/sqll/n65_s5  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [0]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [1]),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n65_9 )
);
defparam \u_npu_integration/flc/sqll/n65_s5 .INIT=8'h60;
LUT4 \u_npu_integration/flc/sqll/n202_s11  (
	.I0(\u_npu_integration/flc/sqll/n202_17 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/r_clk_en ),
	.I3(\u_npu_integration/flc/sqll/n202_18 ),
	.F(\u_npu_integration/flc/sqll/n202_16 )
);
defparam \u_npu_integration/flc/sqll/n202_s11 .INIT=16'hFF40;
LUT2 \u_npu_integration/flc/sqll/n359_s11  (
	.I0(\u_npu_integration/flc/ll_do [31]),
	.I1(\u_npu_integration/flc/sqll/n182_12 ),
	.F(\u_npu_integration/flc/sqll/n359_16 )
);
defparam \u_npu_integration/flc/sqll/n359_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n359_s12  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [30]),
	.I2(\u_npu_integration/flc/sqll/n359_16 ),
	.I3(\u_npu_integration/flc/sqll/n359_20 ),
	.F(\u_npu_integration/flc/sqll/n359_18 )
);
defparam \u_npu_integration/flc/sqll/n359_s12 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n360_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [30]),
	.I2(\u_npu_integration/flc/sqll/n360_15 ),
	.I3(\u_npu_integration/flc/sqll/n360_16 ),
	.F(\u_npu_integration/flc/sqll/n360_14 )
);
defparam \u_npu_integration/flc/sqll/n360_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n361_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [29]),
	.I2(\u_npu_integration/flc/sqll/n361_15 ),
	.I3(\u_npu_integration/flc/sqll/n361_16 ),
	.F(\u_npu_integration/flc/sqll/n361_14 )
);
defparam \u_npu_integration/flc/sqll/n361_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n362_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [27]),
	.I2(\u_npu_integration/flc/sqll/n362_18 ),
	.I3(\u_npu_integration/flc/sqll/n362_16 ),
	.F(\u_npu_integration/flc/sqll/n362_14 )
);
defparam \u_npu_integration/flc/sqll/n362_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n363_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [27]),
	.I2(\u_npu_integration/flc/sqll/n363_15 ),
	.I3(\u_npu_integration/flc/sqll/n363_16 ),
	.F(\u_npu_integration/flc/sqll/n363_14 )
);
defparam \u_npu_integration/flc/sqll/n363_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n364_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [26]),
	.I2(\u_npu_integration/flc/sqll/n364_15 ),
	.I3(\u_npu_integration/flc/sqll/n364_16 ),
	.F(\u_npu_integration/flc/sqll/n364_14 )
);
defparam \u_npu_integration/flc/sqll/n364_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n365_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [24]),
	.I2(\u_npu_integration/flc/sqll/n365_18 ),
	.I3(\u_npu_integration/flc/sqll/n365_16 ),
	.F(\u_npu_integration/flc/sqll/n365_14 )
);
defparam \u_npu_integration/flc/sqll/n365_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n366_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [24]),
	.I2(\u_npu_integration/flc/sqll/n366_18 ),
	.I3(\u_npu_integration/flc/sqll/n366_16 ),
	.F(\u_npu_integration/flc/sqll/n366_14 )
);
defparam \u_npu_integration/flc/sqll/n366_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n367_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [22]),
	.I2(\u_npu_integration/flc/sqll/n367_18 ),
	.I3(\u_npu_integration/flc/sqll/n367_16 ),
	.F(\u_npu_integration/flc/sqll/n367_14 )
);
defparam \u_npu_integration/flc/sqll/n367_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n368_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [21]),
	.I2(\u_npu_integration/flc/sqll/n368_15 ),
	.I3(\u_npu_integration/flc/sqll/n368_16 ),
	.F(\u_npu_integration/flc/sqll/n368_14 )
);
defparam \u_npu_integration/flc/sqll/n368_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n369_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [20]),
	.I2(\u_npu_integration/flc/sqll/n369_15 ),
	.I3(\u_npu_integration/flc/sqll/n368_16 ),
	.F(\u_npu_integration/flc/sqll/n369_14 )
);
defparam \u_npu_integration/flc/sqll/n369_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n370_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [19]),
	.I2(\u_npu_integration/flc/sqll/n370_15 ),
	.I3(\u_npu_integration/flc/sqll/n368_16 ),
	.F(\u_npu_integration/flc/sqll/n370_14 )
);
defparam \u_npu_integration/flc/sqll/n370_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n371_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [19]),
	.I2(\u_npu_integration/flc/sqll/n371_15 ),
	.I3(\u_npu_integration/flc/sqll/n371_16 ),
	.F(\u_npu_integration/flc/sqll/n371_14 )
);
defparam \u_npu_integration/flc/sqll/n371_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n372_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [18]),
	.I2(\u_npu_integration/flc/sqll/n372_18 ),
	.I3(\u_npu_integration/flc/sqll/n372_16 ),
	.F(\u_npu_integration/flc/sqll/n372_14 )
);
defparam \u_npu_integration/flc/sqll/n372_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n373_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [17]),
	.I2(\u_npu_integration/flc/sqll/n373_15 ),
	.I3(\u_npu_integration/flc/sqll/n373_16 ),
	.F(\u_npu_integration/flc/sqll/n373_14 )
);
defparam \u_npu_integration/flc/sqll/n373_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n374_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [16]),
	.I2(\u_npu_integration/flc/sqll/n374_18 ),
	.I3(\u_npu_integration/flc/sqll/n374_16 ),
	.F(\u_npu_integration/flc/sqll/n374_14 )
);
defparam \u_npu_integration/flc/sqll/n374_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n375_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [15]),
	.I2(\u_npu_integration/flc/sqll/n375_18 ),
	.I3(\u_npu_integration/flc/sqll/n375_16 ),
	.F(\u_npu_integration/flc/sqll/n375_14 )
);
defparam \u_npu_integration/flc/sqll/n375_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n376_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [14]),
	.I2(\u_npu_integration/flc/sqll/n376_18 ),
	.I3(\u_npu_integration/flc/sqll/n376_16 ),
	.F(\u_npu_integration/flc/sqll/n376_14 )
);
defparam \u_npu_integration/flc/sqll/n376_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n377_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [13]),
	.I2(\u_npu_integration/flc/sqll/n377_18 ),
	.I3(\u_npu_integration/flc/sqll/n377_16 ),
	.F(\u_npu_integration/flc/sqll/n377_14 )
);
defparam \u_npu_integration/flc/sqll/n377_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n378_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [12]),
	.I2(\u_npu_integration/flc/sqll/n378_15 ),
	.I3(\u_npu_integration/flc/sqll/n378_16 ),
	.F(\u_npu_integration/flc/sqll/n378_14 )
);
defparam \u_npu_integration/flc/sqll/n378_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n379_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [11]),
	.I2(\u_npu_integration/flc/sqll/n379_15 ),
	.I3(\u_npu_integration/flc/sqll/n379_16 ),
	.F(\u_npu_integration/flc/sqll/n379_14 )
);
defparam \u_npu_integration/flc/sqll/n379_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n380_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [10]),
	.I2(\u_npu_integration/flc/sqll/n380_18 ),
	.I3(\u_npu_integration/flc/sqll/n380_16 ),
	.F(\u_npu_integration/flc/sqll/n380_14 )
);
defparam \u_npu_integration/flc/sqll/n380_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n381_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [9]),
	.I2(\u_npu_integration/flc/sqll/n381_18 ),
	.I3(\u_npu_integration/flc/sqll/n381_16 ),
	.F(\u_npu_integration/flc/sqll/n381_14 )
);
defparam \u_npu_integration/flc/sqll/n381_s10 .INIT=16'hF8FF;
LUT4 \u_npu_integration/flc/sqll/n382_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [8]),
	.I2(\u_npu_integration/flc/sqll/n382_15 ),
	.I3(\u_npu_integration/flc/sqll/n382_16 ),
	.F(\u_npu_integration/flc/sqll/n382_14 )
);
defparam \u_npu_integration/flc/sqll/n382_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n383_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [7]),
	.I2(\u_npu_integration/flc/sqll/n383_15 ),
	.I3(\u_npu_integration/flc/sqll/n383_16 ),
	.F(\u_npu_integration/flc/sqll/n383_14 )
);
defparam \u_npu_integration/flc/sqll/n383_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n384_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [6]),
	.I2(\u_npu_integration/flc/sqll/n384_15 ),
	.I3(\u_npu_integration/flc/sqll/n384_16 ),
	.F(\u_npu_integration/flc/sqll/n384_14 )
);
defparam \u_npu_integration/flc/sqll/n384_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n385_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [5]),
	.I2(\u_npu_integration/flc/sqll/n385_15 ),
	.I3(\u_npu_integration/flc/sqll/n385_16 ),
	.F(\u_npu_integration/flc/sqll/n385_14 )
);
defparam \u_npu_integration/flc/sqll/n385_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n386_s10  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [4]),
	.I2(\u_npu_integration/flc/sqll/n386_15 ),
	.I3(\u_npu_integration/flc/sqll/n386_16 ),
	.F(\u_npu_integration/flc/sqll/n386_14 )
);
defparam \u_npu_integration/flc/sqll/n386_s10 .INIT=16'hFFF8;
LUT3 \u_npu_integration/flc/sqll/n387_s10  (
	.I0(\u_npu_integration/flc/sqll/r_dout [2]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.I2(\u_npu_integration/flc/sqll/n387_15 ),
	.F(\u_npu_integration/flc/sqll/n387_14 )
);
defparam \u_npu_integration/flc/sqll/n387_s10 .INIT=8'h8F;
LUT3 \u_npu_integration/flc/sqll/n388_s10  (
	.I0(\u_npu_integration/flc/sqll/r_dout [1]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.I2(\u_npu_integration/flc/sqll/n388_15 ),
	.F(\u_npu_integration/flc/sqll/n388_14 )
);
defparam \u_npu_integration/flc/sqll/n388_s10 .INIT=8'h8F;
LUT4 \u_npu_integration/flc/sqll/n389_s10  (
	.I0(\u_npu_integration/flc/sqll/n389_15 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [1]),
	.I2(\u_npu_integration/flc/sqll/n359_16 ),
	.I3(\u_npu_integration/flc/sqll/n389_16 ),
	.F(\u_npu_integration/flc/sqll/n389_14 )
);
defparam \u_npu_integration/flc/sqll/n389_s10 .INIT=16'hFFF8;
LUT4 \u_npu_integration/flc/sqll/n270_s11  (
	.I0(\u_npu_integration/flc/sqll/n270_18 ),
	.I1(\u_npu_integration/flc/sqll/n270_22 ),
	.I2(\u_npu_integration/flc/sqll/r_do_cnt [1]),
	.I3(\u_npu_integration/flc/sqll/r_do_cnt [2]),
	.F(\u_npu_integration/flc/sqll/n270_17 )
);
defparam \u_npu_integration/flc/sqll/n270_s11 .INIT=16'h5720;
LUT4 \u_npu_integration/flc/sqll/n272_s10  (
	.I0(\u_npu_integration/flc/sqll/n359_22 ),
	.I1(\u_npu_integration/flc/sqll/n26_3 ),
	.I2(\u_npu_integration/flc/sqll/r_do_cnt [1]),
	.I3(\u_npu_integration/flc/sqll/n270_18 ),
	.F(\u_npu_integration/flc/sqll/n272_15 )
);
defparam \u_npu_integration/flc/sqll/n272_s10 .INIT=16'h0EF0;
LUT4 \u_npu_integration/flc/sqll/n274_s10  (
	.I0(\u_npu_integration/flc/sqll/n274_16 ),
	.I1(\u_npu_integration/flc/sqll/n274_17 ),
	.I2(\u_npu_integration/flc/sqll/n359_22 ),
	.I3(\u_npu_integration/flc/sqll/r_do_cnt [0]),
	.F(\u_npu_integration/flc/sqll/n274_15 )
);
defparam \u_npu_integration/flc/sqll/n274_s10 .INIT=16'hBAD5;
LUT3 \u_npu_integration/flc/sqll/n308_s11  (
	.I0(\u_npu_integration/flc/sqll/n308_18 ),
	.I1(\u_npu_integration/flc/sqll/r_di_cnt [2]),
	.I2(\u_npu_integration/flc/sqll/n308_19 ),
	.F(\u_npu_integration/flc/sqll/n308_17 )
);
defparam \u_npu_integration/flc/sqll/n308_s11 .INIT=8'hC1;
LUT4 \u_npu_integration/flc/sqll/n310_s10  (
	.I0(\u_npu_integration/flc/sqll/n308_18 ),
	.I1(\u_npu_integration/flc/sqll/r_di_cnt [0]),
	.I2(\u_npu_integration/flc/sqll/r_di_cnt [1]),
	.I3(\u_npu_integration/flc/sqll/n310_16 ),
	.F(\u_npu_integration/flc/sqll/n310_15 )
);
defparam \u_npu_integration/flc/sqll/n310_s10 .INIT=16'h00F4;
LUT4 \u_npu_integration/flc/sqll/n312_s10  (
	.I0(\u_npu_integration/flc/sqll/n312_16 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/r_di_cnt [0]),
	.I3(\u_npu_integration/flc/sqll/n308_18 ),
	.F(\u_npu_integration/flc/sqll/n312_15 )
);
defparam \u_npu_integration/flc/sqll/n312_s10 .INIT=16'hE00F;
LUT3 \u_npu_integration/flc/sqll/n206_s2  (
	.I0(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I1(\u_npu_integration/flc/sqll/r_bit_cnt [1]),
	.I2(\u_npu_integration/flc/sqll/r_bit_cnt [2]),
	.F(\u_npu_integration/flc/sqll/n206_5 )
);
defparam \u_npu_integration/flc/sqll/n206_s2 .INIT=8'h78;
LUT3 \u_npu_integration/flc/sqll/ll_nstate_3_s20  (
	.I0(\u_npu_integration/flc/sqll/ll_nstate_3_30 ),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/sqll/ll_nstate_2_34 ),
	.F(\u_npu_integration/flc/sqll/ll_nstate_3_29 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_3_s20 .INIT=8'h01;
LUT2 \u_npu_integration/flc/sqll/n92_s1  (
	.I0(\u_npu_integration/flc/sqll/rr_dout_0 [3]),
	.I1(\u_npu_integration/flc/ll_mode ),
	.F(n92_5)
);
defparam \u_npu_integration/flc/sqll/n92_s1 .INIT=4'hB;
LUT2 \u_npu_integration/flc/sqll/n87_s1  (
	.I0(\u_npu_integration/flc/sqll/rr_dout_0 [2]),
	.I1(\u_npu_integration/flc/ll_mode ),
	.F(n87_5)
);
defparam \u_npu_integration/flc/sqll/n87_s1 .INIT=4'hB;
LUT2 \u_npu_integration/flc/sqll/spi_clk_d_s  (
	.I0(HCLK),
	.I1(\u_npu_integration/flc/sqll/r_clk_en ),
	.F(spi_clk)
);
defparam \u_npu_integration/flc/sqll/spi_clk_d_s .INIT=4'hB;
LUT4 \u_npu_integration/flc/sqll/r_din_31_s5  (
	.I0(\u_npu_integration/flc/sqll/n389_15 ),
	.I1(\u_npu_integration/flc/sqll/r_di_done ),
	.I2(\u_npu_integration/flc/sqll/n182_12 ),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/r_din_0_7 )
);
defparam \u_npu_integration/flc/sqll/r_din_31_s5 .INIT=16'hFFF2;
LUT4 \u_npu_integration/flc/sqll/n535_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(spi_io_in[0]),
	.I2(spi_io_in[1]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n535_20 )
);
defparam \u_npu_integration/flc/sqll/n535_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n533_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(spi_io_in[1]),
	.I2(\u_npu_integration/flc/ll_di [0]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n533_20 )
);
defparam \u_npu_integration/flc/sqll/n533_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n531_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(spi_io_in[2]),
	.I2(\u_npu_integration/flc/ll_di [1]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n531_20 )
);
defparam \u_npu_integration/flc/sqll/n531_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n529_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(spi_io_in[3]),
	.I2(\u_npu_integration/flc/ll_di [2]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n529_20 )
);
defparam \u_npu_integration/flc/sqll/n529_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n527_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [0]),
	.I2(\u_npu_integration/flc/ll_di [3]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n527_20 )
);
defparam \u_npu_integration/flc/sqll/n527_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n525_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [1]),
	.I2(\u_npu_integration/flc/ll_di [4]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n525_20 )
);
defparam \u_npu_integration/flc/sqll/n525_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n523_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [2]),
	.I2(\u_npu_integration/flc/ll_di [5]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n523_20 )
);
defparam \u_npu_integration/flc/sqll/n523_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n521_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [3]),
	.I2(\u_npu_integration/flc/ll_di [6]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n521_20 )
);
defparam \u_npu_integration/flc/sqll/n521_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n519_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [4]),
	.I2(\u_npu_integration/flc/ll_di [7]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n519_20 )
);
defparam \u_npu_integration/flc/sqll/n519_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n517_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [5]),
	.I2(\u_npu_integration/flc/ll_di [8]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n517_20 )
);
defparam \u_npu_integration/flc/sqll/n517_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n515_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [6]),
	.I2(\u_npu_integration/flc/ll_di [9]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n515_20 )
);
defparam \u_npu_integration/flc/sqll/n515_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n513_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [7]),
	.I2(\u_npu_integration/flc/ll_di [10]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n513_20 )
);
defparam \u_npu_integration/flc/sqll/n513_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n511_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [8]),
	.I2(\u_npu_integration/flc/ll_di [11]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n511_20 )
);
defparam \u_npu_integration/flc/sqll/n511_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n509_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [9]),
	.I2(\u_npu_integration/flc/ll_di [12]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n509_20 )
);
defparam \u_npu_integration/flc/sqll/n509_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n507_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [10]),
	.I2(\u_npu_integration/flc/ll_di [13]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n507_20 )
);
defparam \u_npu_integration/flc/sqll/n507_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n505_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [11]),
	.I2(\u_npu_integration/flc/ll_di [14]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n505_20 )
);
defparam \u_npu_integration/flc/sqll/n505_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n503_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [12]),
	.I2(\u_npu_integration/flc/ll_di [15]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n503_20 )
);
defparam \u_npu_integration/flc/sqll/n503_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n501_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [13]),
	.I2(\u_npu_integration/flc/ll_di [16]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n501_20 )
);
defparam \u_npu_integration/flc/sqll/n501_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n499_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [14]),
	.I2(\u_npu_integration/flc/ll_di [17]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n499_20 )
);
defparam \u_npu_integration/flc/sqll/n499_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n497_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [15]),
	.I2(\u_npu_integration/flc/ll_di [18]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n497_20 )
);
defparam \u_npu_integration/flc/sqll/n497_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n495_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [16]),
	.I2(\u_npu_integration/flc/ll_di [19]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n495_20 )
);
defparam \u_npu_integration/flc/sqll/n495_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n493_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [17]),
	.I2(\u_npu_integration/flc/ll_di [20]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n493_20 )
);
defparam \u_npu_integration/flc/sqll/n493_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n491_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [18]),
	.I2(\u_npu_integration/flc/ll_di [21]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n491_20 )
);
defparam \u_npu_integration/flc/sqll/n491_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n489_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [19]),
	.I2(\u_npu_integration/flc/ll_di [22]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n489_20 )
);
defparam \u_npu_integration/flc/sqll/n489_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n487_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [20]),
	.I2(\u_npu_integration/flc/ll_di [23]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n487_20 )
);
defparam \u_npu_integration/flc/sqll/n487_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n485_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [21]),
	.I2(\u_npu_integration/flc/ll_di [24]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n485_20 )
);
defparam \u_npu_integration/flc/sqll/n485_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n483_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [22]),
	.I2(\u_npu_integration/flc/ll_di [25]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n483_20 )
);
defparam \u_npu_integration/flc/sqll/n483_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n481_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [23]),
	.I2(\u_npu_integration/flc/ll_di [26]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n481_20 )
);
defparam \u_npu_integration/flc/sqll/n481_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n479_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [24]),
	.I2(\u_npu_integration/flc/ll_di [27]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n479_20 )
);
defparam \u_npu_integration/flc/sqll/n479_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n477_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [25]),
	.I2(\u_npu_integration/flc/ll_di [28]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n477_20 )
);
defparam \u_npu_integration/flc/sqll/n477_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n475_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [26]),
	.I2(\u_npu_integration/flc/ll_di [29]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n475_20 )
);
defparam \u_npu_integration/flc/sqll/n475_s14 .INIT=16'hF888;
LUT4 \u_npu_integration/flc/sqll/n473_s14  (
	.I0(\u_npu_integration/flc/sqll/n26_4 ),
	.I1(\u_npu_integration/flc/ll_di [27]),
	.I2(\u_npu_integration/flc/ll_di [30]),
	.I3(\u_npu_integration/flc/sqll/r_din_31_9 ),
	.F(\u_npu_integration/flc/sqll/n473_20 )
);
defparam \u_npu_integration/flc/sqll/n473_s14 .INIT=16'hF888;
LUT2 \u_npu_integration/flc/sqll/di_done_s1  (
	.I0(\u_npu_integration/flc/ll_di_len [2]),
	.I1(\u_npu_integration/flc/sqll/r_di_cnt [2]),
	.F(\u_npu_integration/flc/sqll/di_done_4 )
);
defparam \u_npu_integration/flc/sqll/di_done_s1 .INIT=4'h9;
LUT4 \u_npu_integration/flc/sqll/n26_s1  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n26_4 )
);
defparam \u_npu_integration/flc/sqll/n26_s1 .INIT=16'h0100;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_2_s23  (
	.I0(\u_npu_integration/flc/ll_start ),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [7]),
	.I2(\u_npu_integration/flc/ll_cstate [0]),
	.I3(\u_npu_integration/flc/sqll/n59_12 ),
	.F(\u_npu_integration/flc/sqll/ll_nstate_2_34 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_2_s23 .INIT=16'h4000;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_2_s24  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/ll_cstate [0]),
	.I3(\u_npu_integration/flc/ll_cstate [2]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_2_35 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_2_s24 .INIT=16'hC0BF;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_1_s22  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [7]),
	.I1(\u_npu_integration/flc/sqll/n59_12 ),
	.I2(\u_npu_integration/flc/ll_cread ),
	.I3(\u_npu_integration/flc/ll_start ),
	.F(\u_npu_integration/flc/sqll/ll_nstate_1_32 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_1_s22 .INIT=16'hF077;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_1_s23  (
	.I0(\u_npu_integration/flc/ll_cstate [2]),
	.I1(\u_npu_integration/flc/sqll/ll_nstate_1_34 ),
	.I2(\u_npu_integration/flc/sqll/ll_nstate_1_35 ),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_1_33 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_1_s23 .INIT=16'h001F;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_0_s21  (
	.I0(\u_npu_integration/flc/sqll/di_done ),
	.I1(\u_npu_integration/flc/sqll/ll_nstate_0_32 ),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_0_30 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_0_s21 .INIT=16'hEC0C;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_0_s22  (
	.I0(\u_npu_integration/flc/ll_start ),
	.I1(\u_npu_integration/flc/ll_cstate [0]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/sqll/ll_nstate_0_33 ),
	.F(\u_npu_integration/flc/sqll/ll_nstate_0_31 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_0_s22 .INIT=16'h0007;
LUT4 \u_npu_integration/flc/sqll/n59_s7  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [4]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [5]),
	.I2(\u_npu_integration/flc/sqll/r_hold_timeout [6]),
	.I3(\u_npu_integration/flc/sqll/n61_10 ),
	.F(\u_npu_integration/flc/sqll/n59_12 )
);
defparam \u_npu_integration/flc/sqll/n59_s7 .INIT=16'h8000;
LUT3 \u_npu_integration/flc/sqll/n60_s6  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [4]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [5]),
	.I2(\u_npu_integration/flc/sqll/n61_10 ),
	.F(\u_npu_integration/flc/sqll/n60_10 )
);
defparam \u_npu_integration/flc/sqll/n60_s6 .INIT=8'h80;
LUT4 \u_npu_integration/flc/sqll/n61_s6  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [0]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [1]),
	.I2(\u_npu_integration/flc/sqll/r_hold_timeout [2]),
	.I3(\u_npu_integration/flc/sqll/r_hold_timeout [3]),
	.F(\u_npu_integration/flc/sqll/n61_10 )
);
defparam \u_npu_integration/flc/sqll/n61_s6 .INIT=16'h8000;
LUT3 \u_npu_integration/flc/sqll/n63_s6  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [0]),
	.I1(\u_npu_integration/flc/sqll/r_hold_timeout [1]),
	.I2(\u_npu_integration/flc/sqll/r_hold_timeout [2]),
	.F(\u_npu_integration/flc/sqll/n63_10 )
);
defparam \u_npu_integration/flc/sqll/n63_s6 .INIT=8'h80;
LUT2 \u_npu_integration/flc/sqll/n202_s12  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/di_done ),
	.F(\u_npu_integration/flc/sqll/n202_17 )
);
defparam \u_npu_integration/flc/sqll/n202_s12 .INIT=4'h4;
LUT4 \u_npu_integration/flc/sqll/n202_s13  (
	.I0(\u_npu_integration/flc/ll_cstate [2]),
	.I1(\u_npu_integration/flc/sqll/n202_19 ),
	.I2(\u_npu_integration/flc/ll_cstate [3]),
	.I3(\u_npu_integration/flc/ll_cstate [1]),
	.F(\u_npu_integration/flc/sqll/n202_18 )
);
defparam \u_npu_integration/flc/sqll/n202_s13 .INIT=16'h0140;
LUT4 \u_npu_integration/flc/sqll/n359_s14  (
	.I0(\u_npu_integration/flc/sqll/r_dout [31]),
	.I1(\u_npu_integration/flc/sqll/r_dout [27]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n359_20 )
);
defparam \u_npu_integration/flc/sqll/n359_s14 .INIT=16'hCA00;
LUT2 \u_npu_integration/flc/sqll/n360_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [29]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n360_15 )
);
defparam \u_npu_integration/flc/sqll/n360_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n360_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [30]),
	.I1(\u_npu_integration/flc/sqll/r_dout [26]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n360_16 )
);
defparam \u_npu_integration/flc/sqll/n360_s12 .INIT=16'hCA00;
LUT2 \u_npu_integration/flc/sqll/n361_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [28]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n361_15 )
);
defparam \u_npu_integration/flc/sqll/n361_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n361_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [29]),
	.I1(\u_npu_integration/flc/sqll/r_dout [25]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n361_16 )
);
defparam \u_npu_integration/flc/sqll/n361_s12 .INIT=16'hCA00;
LUT4 \u_npu_integration/flc/sqll/n362_s12  (
	.I0(\u_npu_integration/flc/ll_do [28]),
	.I1(\u_npu_integration/flc/sqll/n182_12 ),
	.I2(\u_npu_integration/flc/sqll/r_dout [24]),
	.I3(\u_npu_integration/flc/sqll/n26_3 ),
	.F(\u_npu_integration/flc/sqll/n362_16 )
);
defparam \u_npu_integration/flc/sqll/n362_s12 .INIT=16'h0777;
LUT2 \u_npu_integration/flc/sqll/n363_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [26]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n363_15 )
);
defparam \u_npu_integration/flc/sqll/n363_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n363_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [23]),
	.I1(\u_npu_integration/flc/sqll/r_dout [27]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n363_16 )
);
defparam \u_npu_integration/flc/sqll/n363_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n364_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [25]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n364_15 )
);
defparam \u_npu_integration/flc/sqll/n364_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n364_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [22]),
	.I1(\u_npu_integration/flc/sqll/r_dout [26]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n364_16 )
);
defparam \u_npu_integration/flc/sqll/n364_s12 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n365_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [21]),
	.I2(\u_npu_integration/flc/ll_mode ),
	.I3(\u_npu_integration/flc/sqll/n182_12 ),
	.F(\u_npu_integration/flc/sqll/n365_16 )
);
defparam \u_npu_integration/flc/sqll/n365_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n366_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [20]),
	.I2(\u_npu_integration/flc/sqll/r_dout [23]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n366_16 )
);
defparam \u_npu_integration/flc/sqll/n366_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n367_s12  (
	.I0(\u_npu_integration/flc/ll_do [31]),
	.I1(\u_npu_integration/flc/sqll/n182_12 ),
	.I2(\u_npu_integration/flc/sqll/r_dout [19]),
	.I3(\u_npu_integration/flc/sqll/n26_3 ),
	.F(\u_npu_integration/flc/sqll/n367_16 )
);
defparam \u_npu_integration/flc/sqll/n367_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n368_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [18]),
	.I1(\u_npu_integration/flc/sqll/r_dout [22]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n368_15 )
);
defparam \u_npu_integration/flc/sqll/n368_s11 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n368_s12  (
	.I0(\u_npu_integration/flc/ll_mode ),
	.I1(\u_npu_integration/flc/sqll/n182_12 ),
	.F(\u_npu_integration/flc/sqll/n368_16 )
);
defparam \u_npu_integration/flc/sqll/n368_s12 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n369_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [17]),
	.I1(\u_npu_integration/flc/sqll/r_dout [21]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n369_15 )
);
defparam \u_npu_integration/flc/sqll/n369_s11 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n370_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [16]),
	.I1(\u_npu_integration/flc/sqll/r_dout [20]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n370_15 )
);
defparam \u_npu_integration/flc/sqll/n370_s11 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n371_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [18]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n371_15 )
);
defparam \u_npu_integration/flc/sqll/n371_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n371_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [15]),
	.I1(\u_npu_integration/flc/sqll/r_dout [19]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n371_16 )
);
defparam \u_npu_integration/flc/sqll/n371_s12 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n372_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [14]),
	.I2(\u_npu_integration/flc/sqll/r_dout [17]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n372_16 )
);
defparam \u_npu_integration/flc/sqll/n372_s12 .INIT=16'h0777;
LUT2 \u_npu_integration/flc/sqll/n373_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [16]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n373_15 )
);
defparam \u_npu_integration/flc/sqll/n373_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n373_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [13]),
	.I1(\u_npu_integration/flc/sqll/r_dout [17]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n373_16 )
);
defparam \u_npu_integration/flc/sqll/n373_s12 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n374_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [12]),
	.I2(\u_npu_integration/flc/sqll/r_dout [15]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n374_16 )
);
defparam \u_npu_integration/flc/sqll/n374_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n375_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [11]),
	.I2(\u_npu_integration/flc/sqll/r_dout [14]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n375_16 )
);
defparam \u_npu_integration/flc/sqll/n375_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n376_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [10]),
	.I2(\u_npu_integration/flc/sqll/r_dout [13]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n376_16 )
);
defparam \u_npu_integration/flc/sqll/n376_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n377_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [9]),
	.I2(\u_npu_integration/flc/sqll/r_dout [12]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n377_16 )
);
defparam \u_npu_integration/flc/sqll/n377_s12 .INIT=16'h0777;
LUT2 \u_npu_integration/flc/sqll/n378_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [11]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n378_15 )
);
defparam \u_npu_integration/flc/sqll/n378_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n378_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [8]),
	.I1(\u_npu_integration/flc/sqll/r_dout [12]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n378_16 )
);
defparam \u_npu_integration/flc/sqll/n378_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n379_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [10]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n379_15 )
);
defparam \u_npu_integration/flc/sqll/n379_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n379_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [7]),
	.I1(\u_npu_integration/flc/sqll/r_dout [11]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n379_16 )
);
defparam \u_npu_integration/flc/sqll/n379_s12 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n380_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [6]),
	.I2(\u_npu_integration/flc/sqll/r_dout [9]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n380_16 )
);
defparam \u_npu_integration/flc/sqll/n380_s12 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n381_s12  (
	.I0(\u_npu_integration/flc/sqll/n26_3 ),
	.I1(\u_npu_integration/flc/sqll/r_dout [5]),
	.I2(\u_npu_integration/flc/sqll/r_dout [8]),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n381_16 )
);
defparam \u_npu_integration/flc/sqll/n381_s12 .INIT=16'h0777;
LUT2 \u_npu_integration/flc/sqll/n382_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [7]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n382_15 )
);
defparam \u_npu_integration/flc/sqll/n382_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n382_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [4]),
	.I1(\u_npu_integration/flc/sqll/r_dout [8]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n382_16 )
);
defparam \u_npu_integration/flc/sqll/n382_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n383_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [6]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n383_15 )
);
defparam \u_npu_integration/flc/sqll/n383_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n383_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [3]),
	.I1(\u_npu_integration/flc/sqll/r_dout [7]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n383_16 )
);
defparam \u_npu_integration/flc/sqll/n383_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n384_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [5]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n384_15 )
);
defparam \u_npu_integration/flc/sqll/n384_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n384_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [2]),
	.I1(\u_npu_integration/flc/sqll/r_dout [6]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n384_16 )
);
defparam \u_npu_integration/flc/sqll/n384_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n385_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [4]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n385_15 )
);
defparam \u_npu_integration/flc/sqll/n385_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n385_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [1]),
	.I1(\u_npu_integration/flc/sqll/r_dout [5]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n385_16 )
);
defparam \u_npu_integration/flc/sqll/n385_s12 .INIT=16'hAC00;
LUT2 \u_npu_integration/flc/sqll/n386_s11  (
	.I0(\u_npu_integration/flc/sqll/r_dout [3]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n386_15 )
);
defparam \u_npu_integration/flc/sqll/n386_s11 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n386_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [0]),
	.I1(\u_npu_integration/flc/sqll/r_dout [4]),
	.I2(\u_npu_integration/flc/sqll/n6_3 ),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n386_16 )
);
defparam \u_npu_integration/flc/sqll/n386_s12 .INIT=16'hAC00;
LUT4 \u_npu_integration/flc/sqll/n387_s11  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [3]),
	.I2(\u_npu_integration/flc/sqll/r_dout [3]),
	.I3(\u_npu_integration/flc/sqll/n389_15 ),
	.F(\u_npu_integration/flc/sqll/n387_15 )
);
defparam \u_npu_integration/flc/sqll/n387_s11 .INIT=16'h0777;
LUT4 \u_npu_integration/flc/sqll/n388_s11  (
	.I0(\u_npu_integration/flc/sqll/n182_12 ),
	.I1(\u_npu_integration/flc/ll_do [2]),
	.I2(\u_npu_integration/flc/sqll/r_dout [2]),
	.I3(\u_npu_integration/flc/sqll/n389_15 ),
	.F(\u_npu_integration/flc/sqll/n388_15 )
);
defparam \u_npu_integration/flc/sqll/n388_s11 .INIT=16'h0777;
LUT2 \u_npu_integration/flc/sqll/n389_s11  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n389_15 )
);
defparam \u_npu_integration/flc/sqll/n389_s11 .INIT=4'h4;
LUT2 \u_npu_integration/flc/sqll/n389_s12  (
	.I0(\u_npu_integration/flc/sqll/r_dout [0]),
	.I1(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n389_16 )
);
defparam \u_npu_integration/flc/sqll/n389_s12 .INIT=4'h8;
LUT4 \u_npu_integration/flc/sqll/n270_s12  (
	.I0(\u_npu_integration/flc/sqll/n274_17 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/n270_20 ),
	.I3(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n270_18 )
);
defparam \u_npu_integration/flc/sqll/n270_s12 .INIT=16'hA0F3;
LUT4 \u_npu_integration/flc/sqll/n274_s11  (
	.I0(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/r_do_cnt [0]),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n274_16 )
);
defparam \u_npu_integration/flc/sqll/n274_s11 .INIT=16'h770F;
LUT3 \u_npu_integration/flc/sqll/n274_s12  (
	.I0(\u_npu_integration/flc/sqll/r_bit_cnt [1]),
	.I1(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I2(\u_npu_integration/flc/sqll/r_bit_cnt [2]),
	.F(\u_npu_integration/flc/sqll/n274_17 )
);
defparam \u_npu_integration/flc/sqll/n274_s12 .INIT=8'h40;
LUT4 \u_npu_integration/flc/sqll/n308_s12  (
	.I0(\u_npu_integration/flc/sqll/n274_17 ),
	.I1(\u_npu_integration/flc/sqll/n312_16 ),
	.I2(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I3(\u_npu_integration/flc/sqll/n389_15 ),
	.F(\u_npu_integration/flc/sqll/n308_18 )
);
defparam \u_npu_integration/flc/sqll/n308_s12 .INIT=16'h0777;
LUT3 \u_npu_integration/flc/sqll/n308_s13  (
	.I0(\u_npu_integration/flc/sqll/n312_16 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/n310_16 ),
	.F(\u_npu_integration/flc/sqll/n308_19 )
);
defparam \u_npu_integration/flc/sqll/n308_s13 .INIT=8'h0E;
LUT4 \u_npu_integration/flc/sqll/n310_s11  (
	.I0(\u_npu_integration/flc/sqll/n274_17 ),
	.I1(\u_npu_integration/flc/sqll/n312_16 ),
	.I2(\u_npu_integration/flc/sqll/n310_17 ),
	.I3(\u_npu_integration/flc/sqll/r_di_cnt [1]),
	.F(\u_npu_integration/flc/sqll/n310_16 )
);
defparam \u_npu_integration/flc/sqll/n310_s11 .INIT=16'hB000;
LUT4 \u_npu_integration/flc/sqll/n312_s11  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/ll_cstate [3]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/n312_16 )
);
defparam \u_npu_integration/flc/sqll/n312_s11 .INIT=16'h1000;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_3_s21  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_mode ),
	.I2(\u_npu_integration/flc/ll_cstate [3]),
	.I3(\u_npu_integration/flc/ll_cstate [1]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_3_30 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_3_s21 .INIT=16'hFB0F;
LUT4 \u_npu_integration/flc/sqll/r_din_31_s6  (
	.I0(\u_npu_integration/flc/ll_cstate [3]),
	.I1(\u_npu_integration/flc/ll_cstate [0]),
	.I2(\u_npu_integration/flc/ll_cstate [1]),
	.I3(\u_npu_integration/flc/ll_cstate [2]),
	.F(\u_npu_integration/flc/sqll/r_din_31_9 )
);
defparam \u_npu_integration/flc/sqll/r_din_31_s6 .INIT=16'h1400;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_1_s24  (
	.I0(\u_npu_integration/flc/ll_mode ),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/ll_cstate [1]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_1_34 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_1_s24 .INIT=16'h30AF;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_1_s25  (
	.I0(\u_npu_integration/flc/ll_cstate [2]),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/sqll/di_done ),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_1_35 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_1_s25 .INIT=16'h8F77;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_0_s23  (
	.I0(\u_npu_integration/flc/ll_start ),
	.I1(\u_npu_integration/flc/ll_cstate [2]),
	.I2(\u_npu_integration/flc/sqll/ll_nstate_1_34 ),
	.I3(\u_npu_integration/flc/ll_cstate [1]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_0_32 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_0_s23 .INIT=16'hFC13;
LUT4 \u_npu_integration/flc/sqll/ll_nstate_0_s24  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/r_di_done ),
	.I2(\u_npu_integration/flc/ll_cstate [0]),
	.I3(\u_npu_integration/flc/ll_cstate [1]),
	.F(\u_npu_integration/flc/sqll/ll_nstate_0_33 )
);
defparam \u_npu_integration/flc/sqll/ll_nstate_0_s24 .INIT=16'hF00B;
LUT4 \u_npu_integration/flc/sqll/n202_s14  (
	.I0(\u_npu_integration/flc/ll_cread ),
	.I1(\u_npu_integration/flc/ll_start ),
	.I2(\u_npu_integration/flc/ll_cstate [1]),
	.I3(\u_npu_integration/flc/ll_cstate [0]),
	.F(\u_npu_integration/flc/sqll/n202_19 )
);
defparam \u_npu_integration/flc/sqll/n202_s14 .INIT=16'hF800;
LUT4 \u_npu_integration/flc/sqll/n270_s14  (
	.I0(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.I3(\u_npu_integration/flc/sqll/r_do_cnt [0]),
	.F(\u_npu_integration/flc/sqll/n270_20 )
);
defparam \u_npu_integration/flc/sqll/n270_s14 .INIT=16'h8F00;
LUT4 \u_npu_integration/flc/sqll/n310_s12  (
	.I0(\u_npu_integration/flc/sqll/n310_18 ),
	.I1(\u_npu_integration/flc/sqll/n312_16 ),
	.I2(\u_npu_integration/flc/sqll/r_di_cnt [0]),
	.I3(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n310_17 )
);
defparam \u_npu_integration/flc/sqll/n310_s12 .INIT=16'hA0F3;
LUT2 \u_npu_integration/flc/sqll/n310_s13  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/r_bit_cnt [0]),
	.F(\u_npu_integration/flc/sqll/n310_18 )
);
defparam \u_npu_integration/flc/sqll/n310_s13 .INIT=4'h4;
LUT4 \u_npu_integration/flc/sqll/n359_s15  (
	.I0(\u_npu_integration/flc/ll_cstate [0]),
	.I1(\u_npu_integration/flc/ll_cstate [1]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n359_22 )
);
defparam \u_npu_integration/flc/sqll/n359_s15 .INIT=16'h0008;
LUT4 \u_npu_integration/flc/sqll/n182_s7  (
	.I0(\u_npu_integration/flc/ll_cstate [1]),
	.I1(\u_npu_integration/flc/ll_cstate [0]),
	.I2(\u_npu_integration/flc/ll_cstate [2]),
	.I3(\u_npu_integration/flc/ll_cstate [3]),
	.F(\u_npu_integration/flc/sqll/n182_12 )
);
defparam \u_npu_integration/flc/sqll/n182_s7 .INIT=16'h0004;
LUT3 \u_npu_integration/flc/sqll/n270_s15  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/n359_22 ),
	.F(\u_npu_integration/flc/sqll/n270_22 )
);
defparam \u_npu_integration/flc/sqll/n270_s15 .INIT=8'h07;
LUT3 \u_npu_integration/flc/sqll/n381_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [9]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n381_18 )
);
defparam \u_npu_integration/flc/sqll/n381_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n380_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [10]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n380_18 )
);
defparam \u_npu_integration/flc/sqll/n380_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n377_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [13]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n377_18 )
);
defparam \u_npu_integration/flc/sqll/n377_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n376_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [14]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n376_18 )
);
defparam \u_npu_integration/flc/sqll/n376_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n375_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [15]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n375_18 )
);
defparam \u_npu_integration/flc/sqll/n375_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n374_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [16]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n374_18 )
);
defparam \u_npu_integration/flc/sqll/n374_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n372_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [18]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n372_18 )
);
defparam \u_npu_integration/flc/sqll/n372_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n367_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [23]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n367_18 )
);
defparam \u_npu_integration/flc/sqll/n367_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n366_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [24]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n366_18 )
);
defparam \u_npu_integration/flc/sqll/n366_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n365_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [25]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n365_18 )
);
defparam \u_npu_integration/flc/sqll/n365_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/n362_s13  (
	.I0(\u_npu_integration/flc/sqll/r_dout [28]),
	.I1(\u_npu_integration/flc/sqll/n6_3 ),
	.I2(\u_npu_integration/flc/sqll/n26_4 ),
	.F(\u_npu_integration/flc/sqll/n362_18 )
);
defparam \u_npu_integration/flc/sqll/n362_s13 .INIT=8'h20;
LUT3 \u_npu_integration/flc/sqll/r_dout_0_s5  (
	.I0(\u_npu_integration/flc/sqll/n6_3 ),
	.I1(\u_npu_integration/flc/sqll/n26_4 ),
	.I2(\u_npu_integration/flc/sqll/n359_14 ),
	.F(\u_npu_integration/flc/sqll/r_dout_0_11 )
);
defparam \u_npu_integration/flc/sqll/r_dout_0_s5 .INIT=8'hB0;
LUT3 \u_npu_integration/flc/sqll/n59_s9  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [7]),
	.I1(\u_npu_integration/flc/sqll/n59_12 ),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n59_15 )
);
defparam \u_npu_integration/flc/sqll/n59_s9 .INIT=8'hE0;
LUT3 \u_npu_integration/flc/sqll/n59_s11  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [7]),
	.I1(\u_npu_integration/flc/sqll/n59_12 ),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.F(\u_npu_integration/flc/sqll/n59_20 )
);
defparam \u_npu_integration/flc/sqll/n59_s11 .INIT=8'h7F;
LUT4 \u_npu_integration/flc/sqll/n66_s7  (
	.I0(\u_npu_integration/flc/sqll/r_hold_timeout [7]),
	.I1(\u_npu_integration/flc/sqll/n59_12 ),
	.I2(\u_npu_integration/flc/sqll/n43_3 ),
	.I3(\u_npu_integration/flc/sqll/r_hold_timeout [0]),
	.F(\u_npu_integration/flc/sqll/n66_12 )
);
defparam \u_npu_integration/flc/sqll/n66_s7 .INIT=16'h8070;
DFFC \u_npu_integration/flc/sqll/ll_cstate_3_s0  (
	.D(\u_npu_integration/flc/sqll/ll_nstate_3_29 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_cstate [3])
);
defparam \u_npu_integration/flc/sqll/ll_cstate_3_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/sqll/ll_cstate_2_s0  (
	.D(\u_npu_integration/flc/sqll/ll_nstate [2]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_cstate [2])
);
defparam \u_npu_integration/flc/sqll/ll_cstate_2_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/sqll/ll_cstate_1_s0  (
	.D(\u_npu_integration/flc/sqll/ll_nstate [1]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_cstate [1])
);
defparam \u_npu_integration/flc/sqll/ll_cstate_1_s0 .INIT=1'b0;
DFFC \u_npu_integration/flc/sqll/ll_cstate_0_s0  (
	.D(\u_npu_integration/flc/sqll/ll_nstate [0]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_cstate [0])
);
defparam \u_npu_integration/flc/sqll/ll_cstate_0_s0 .INIT=1'b0;
DFFR \u_npu_integration/flc/sqll/r_bit_cnt_2_s0  (
	.D(\u_npu_integration/flc/sqll/n206_5 ),
	.CLK(HCLK),
	.RESET(\u_npu_integration/flc/sqll/n227_3 ),
	.Q(\u_npu_integration/flc/sqll/r_bit_cnt [2])
);
defparam \u_npu_integration/flc/sqll/r_bit_cnt_2_s0 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_6_s1  (
	.D(\u_npu_integration/flc/sqll/n60_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [6])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_6_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_5_s1  (
	.D(\u_npu_integration/flc/sqll/n61_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [5])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_5_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_4_s1  (
	.D(\u_npu_integration/flc/sqll/n62_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [4])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_4_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_3_s1  (
	.D(\u_npu_integration/flc/sqll/n63_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [3])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_3_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_2_s1  (
	.D(\u_npu_integration/flc/sqll/n64_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [2])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_2_s1 .INIT=1'b0;
DFFCE \u_npu_integration/flc/sqll/r_hold_timeout_1_s1  (
	.D(\u_npu_integration/flc/sqll/n65_9 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n59_20 ),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [1])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_1_s1 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_cs_n_s1  (
	.D(\u_npu_integration/flc/sqll/n181_3 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n182_9 ),
	.Q(\u_npu_integration/flc/sqll/r_cs_n )
);
defparam \u_npu_integration/flc/sqll/r_cs_n_s1 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_clk_en_s1  (
	.D(\u_npu_integration/flc/sqll/n202_16 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n202_14 ),
	.Q(\u_npu_integration/flc/sqll/r_clk_en )
);
defparam \u_npu_integration/flc/sqll/r_clk_en_s1 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_do_cnt_2_s4  (
	.D(\u_npu_integration/flc/sqll/n270_17 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n270_15 ),
	.Q(\u_npu_integration/flc/sqll/r_do_cnt [2])
);
defparam \u_npu_integration/flc/sqll/r_do_cnt_2_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_do_cnt_1_s4  (
	.D(\u_npu_integration/flc/sqll/n272_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n270_15 ),
	.Q(\u_npu_integration/flc/sqll/r_do_cnt [1])
);
defparam \u_npu_integration/flc/sqll/r_do_cnt_1_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_do_cnt_0_s4  (
	.D(\u_npu_integration/flc/sqll/n274_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n270_15 ),
	.Q(\u_npu_integration/flc/sqll/r_do_cnt [0])
);
defparam \u_npu_integration/flc/sqll/r_do_cnt_0_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_di_cnt_2_s4  (
	.D(\u_npu_integration/flc/sqll/n308_17 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n308_15 ),
	.Q(\u_npu_integration/flc/sqll/r_di_cnt [2])
);
defparam \u_npu_integration/flc/sqll/r_di_cnt_2_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_di_cnt_1_s4  (
	.D(\u_npu_integration/flc/sqll/n310_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n308_15 ),
	.Q(\u_npu_integration/flc/sqll/r_di_cnt [1])
);
defparam \u_npu_integration/flc/sqll/r_di_cnt_1_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_di_cnt_0_s4  (
	.D(\u_npu_integration/flc/sqll/n312_15 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n308_15 ),
	.Q(\u_npu_integration/flc/sqll/r_di_cnt [0])
);
defparam \u_npu_integration/flc/sqll/r_di_cnt_0_s4 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_31_s2  (
	.D(\u_npu_integration/flc/sqll/n359_18 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [31])
);
defparam \u_npu_integration/flc/sqll/r_dout_31_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_30_s2  (
	.D(\u_npu_integration/flc/sqll/n360_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [30])
);
defparam \u_npu_integration/flc/sqll/r_dout_30_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_29_s2  (
	.D(\u_npu_integration/flc/sqll/n361_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [29])
);
defparam \u_npu_integration/flc/sqll/r_dout_29_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_28_s2  (
	.D(\u_npu_integration/flc/sqll/n362_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [28])
);
defparam \u_npu_integration/flc/sqll/r_dout_28_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_27_s2  (
	.D(\u_npu_integration/flc/sqll/n363_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [27])
);
defparam \u_npu_integration/flc/sqll/r_dout_27_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_26_s2  (
	.D(\u_npu_integration/flc/sqll/n364_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [26])
);
defparam \u_npu_integration/flc/sqll/r_dout_26_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_25_s2  (
	.D(\u_npu_integration/flc/sqll/n365_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [25])
);
defparam \u_npu_integration/flc/sqll/r_dout_25_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_24_s2  (
	.D(\u_npu_integration/flc/sqll/n366_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [24])
);
defparam \u_npu_integration/flc/sqll/r_dout_24_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_23_s2  (
	.D(\u_npu_integration/flc/sqll/n367_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [23])
);
defparam \u_npu_integration/flc/sqll/r_dout_23_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_22_s2  (
	.D(\u_npu_integration/flc/sqll/n368_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [22])
);
defparam \u_npu_integration/flc/sqll/r_dout_22_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_21_s2  (
	.D(\u_npu_integration/flc/sqll/n369_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [21])
);
defparam \u_npu_integration/flc/sqll/r_dout_21_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_20_s2  (
	.D(\u_npu_integration/flc/sqll/n370_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [20])
);
defparam \u_npu_integration/flc/sqll/r_dout_20_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_19_s2  (
	.D(\u_npu_integration/flc/sqll/n371_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [19])
);
defparam \u_npu_integration/flc/sqll/r_dout_19_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_18_s2  (
	.D(\u_npu_integration/flc/sqll/n372_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [18])
);
defparam \u_npu_integration/flc/sqll/r_dout_18_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_17_s2  (
	.D(\u_npu_integration/flc/sqll/n373_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [17])
);
defparam \u_npu_integration/flc/sqll/r_dout_17_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_16_s2  (
	.D(\u_npu_integration/flc/sqll/n374_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [16])
);
defparam \u_npu_integration/flc/sqll/r_dout_16_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_15_s2  (
	.D(\u_npu_integration/flc/sqll/n375_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [15])
);
defparam \u_npu_integration/flc/sqll/r_dout_15_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_14_s2  (
	.D(\u_npu_integration/flc/sqll/n376_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [14])
);
defparam \u_npu_integration/flc/sqll/r_dout_14_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_13_s2  (
	.D(\u_npu_integration/flc/sqll/n377_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [13])
);
defparam \u_npu_integration/flc/sqll/r_dout_13_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_12_s2  (
	.D(\u_npu_integration/flc/sqll/n378_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [12])
);
defparam \u_npu_integration/flc/sqll/r_dout_12_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_11_s2  (
	.D(\u_npu_integration/flc/sqll/n379_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [11])
);
defparam \u_npu_integration/flc/sqll/r_dout_11_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_10_s2  (
	.D(\u_npu_integration/flc/sqll/n380_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [10])
);
defparam \u_npu_integration/flc/sqll/r_dout_10_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_9_s2  (
	.D(\u_npu_integration/flc/sqll/n381_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [9])
);
defparam \u_npu_integration/flc/sqll/r_dout_9_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_8_s2  (
	.D(\u_npu_integration/flc/sqll/n382_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [8])
);
defparam \u_npu_integration/flc/sqll/r_dout_8_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_7_s2  (
	.D(\u_npu_integration/flc/sqll/n383_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [7])
);
defparam \u_npu_integration/flc/sqll/r_dout_7_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_6_s2  (
	.D(\u_npu_integration/flc/sqll/n384_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [6])
);
defparam \u_npu_integration/flc/sqll/r_dout_6_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_5_s2  (
	.D(\u_npu_integration/flc/sqll/n385_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [5])
);
defparam \u_npu_integration/flc/sqll/r_dout_5_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_4_s2  (
	.D(\u_npu_integration/flc/sqll/n386_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [4])
);
defparam \u_npu_integration/flc/sqll/r_dout_4_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_3_s2  (
	.D(\u_npu_integration/flc/sqll/n387_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [3])
);
defparam \u_npu_integration/flc/sqll/r_dout_3_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_2_s2  (
	.D(\u_npu_integration/flc/sqll/n388_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [2])
);
defparam \u_npu_integration/flc/sqll/r_dout_2_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_1_s2  (
	.D(\u_npu_integration/flc/sqll/n389_14 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/n359_14 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [1])
);
defparam \u_npu_integration/flc/sqll/r_dout_1_s2 .INIT=1'b0;
DFFE \u_npu_integration/flc/sqll/r_dout_0_s2  (
	.D(\u_npu_integration/flc/sqll/n359_16 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_dout_0_11 ),
	.Q(\u_npu_integration/flc/sqll/r_dout [0])
);
defparam \u_npu_integration/flc/sqll/r_dout_0_s2 .INIT=1'b0;
DFFS \u_npu_integration/flc/sqll/r_bit_cnt_1_s1  (
	.D(\u_npu_integration/flc/sqll/n43_3 ),
	.CLK(HCLK),
	.SET(\u_npu_integration/flc/sqll/n232_10 ),
	.Q(\u_npu_integration/flc/sqll/r_bit_cnt [1])
);
defparam \u_npu_integration/flc/sqll/r_bit_cnt_1_s1 .INIT=1'b1;
DFFS \u_npu_integration/flc/sqll/r_bit_cnt_0_s1  (
	.D(\u_npu_integration/flc/sqll/n43_3 ),
	.CLK(HCLK),
	.SET(\u_npu_integration/flc/sqll/n235_10 ),
	.Q(\u_npu_integration/flc/sqll/r_bit_cnt [0])
);
defparam \u_npu_integration/flc/sqll/r_bit_cnt_0_s1 .INIT=1'b1;
DFFNC \u_npu_integration/flc/sqll/rr_dout_3_s1  (
	.D(\u_npu_integration/flc/sqll/r_dout [31]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/rr_dout_0 [3])
);
defparam \u_npu_integration/flc/sqll/rr_dout_3_s1 .INIT=1'b0;
DFFNC \u_npu_integration/flc/sqll/rr_dout_2_s1  (
	.D(\u_npu_integration/flc/sqll/r_dout [30]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/rr_dout_0 [2])
);
defparam \u_npu_integration/flc/sqll/rr_dout_2_s1 .INIT=1'b0;
DFFNC \u_npu_integration/flc/sqll/rr_dout_1_s1  (
	.D(\u_npu_integration/flc/sqll/r_dout [29]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(rr_dout[1])
);
defparam \u_npu_integration/flc/sqll/rr_dout_1_s1 .INIT=1'b0;
DFFNC \u_npu_integration/flc/sqll/rr_dout_0_s1  (
	.D(\u_npu_integration/flc/sqll/r_dout [28]),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/rr_dout_0 [0])
);
defparam \u_npu_integration/flc/sqll/rr_dout_0_s1 .INIT=1'b0;
DFFNC \u_npu_integration/flc/sqll/r_di_done_s1  (
	.D(\u_npu_integration/flc/sqll/di_done ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_di_done )
);
defparam \u_npu_integration/flc/sqll/r_di_done_s1 .INIT=1'b0;
DFFNS \u_npu_integration/flc/sqll/r_quad_do_en_s1  (
	.D(\u_npu_integration/flc/sqll/n26_3 ),
	.CLK(HCLK),
	.SET(\u_npu_integration/flc/sqll/n22_3 ),
	.Q(\u_npu_integration/flc/sqll/r_quad_do_en )
);
defparam \u_npu_integration/flc/sqll/r_quad_do_en_s1 .INIT=1'b1;
DFFNC \u_npu_integration/flc/sqll/rr_cs_n_s1  (
	.D(\u_npu_integration/flc/sqll/r_cs_n ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(spi_cs_n)
);
defparam \u_npu_integration/flc/sqll/rr_cs_n_s1 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_31_s4  (
	.D(\u_npu_integration/flc/sqll/n473_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [31])
);
defparam \u_npu_integration/flc/sqll/r_din_31_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_30_s4  (
	.D(\u_npu_integration/flc/sqll/n475_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [30])
);
defparam \u_npu_integration/flc/sqll/r_din_30_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_29_s4  (
	.D(\u_npu_integration/flc/sqll/n477_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [29])
);
defparam \u_npu_integration/flc/sqll/r_din_29_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_28_s4  (
	.D(\u_npu_integration/flc/sqll/n479_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [28])
);
defparam \u_npu_integration/flc/sqll/r_din_28_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_27_s4  (
	.D(\u_npu_integration/flc/sqll/n481_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [27])
);
defparam \u_npu_integration/flc/sqll/r_din_27_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_26_s4  (
	.D(\u_npu_integration/flc/sqll/n483_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [26])
);
defparam \u_npu_integration/flc/sqll/r_din_26_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_25_s4  (
	.D(\u_npu_integration/flc/sqll/n485_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [25])
);
defparam \u_npu_integration/flc/sqll/r_din_25_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_24_s4  (
	.D(\u_npu_integration/flc/sqll/n487_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [24])
);
defparam \u_npu_integration/flc/sqll/r_din_24_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_23_s4  (
	.D(\u_npu_integration/flc/sqll/n489_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [23])
);
defparam \u_npu_integration/flc/sqll/r_din_23_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_22_s4  (
	.D(\u_npu_integration/flc/sqll/n491_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [22])
);
defparam \u_npu_integration/flc/sqll/r_din_22_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_21_s4  (
	.D(\u_npu_integration/flc/sqll/n493_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [21])
);
defparam \u_npu_integration/flc/sqll/r_din_21_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_20_s4  (
	.D(\u_npu_integration/flc/sqll/n495_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [20])
);
defparam \u_npu_integration/flc/sqll/r_din_20_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_19_s4  (
	.D(\u_npu_integration/flc/sqll/n497_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [19])
);
defparam \u_npu_integration/flc/sqll/r_din_19_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_18_s4  (
	.D(\u_npu_integration/flc/sqll/n499_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [18])
);
defparam \u_npu_integration/flc/sqll/r_din_18_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_17_s4  (
	.D(\u_npu_integration/flc/sqll/n501_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [17])
);
defparam \u_npu_integration/flc/sqll/r_din_17_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_16_s4  (
	.D(\u_npu_integration/flc/sqll/n503_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [16])
);
defparam \u_npu_integration/flc/sqll/r_din_16_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_15_s4  (
	.D(\u_npu_integration/flc/sqll/n505_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [15])
);
defparam \u_npu_integration/flc/sqll/r_din_15_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_14_s4  (
	.D(\u_npu_integration/flc/sqll/n507_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [14])
);
defparam \u_npu_integration/flc/sqll/r_din_14_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_13_s4  (
	.D(\u_npu_integration/flc/sqll/n509_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [13])
);
defparam \u_npu_integration/flc/sqll/r_din_13_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_12_s4  (
	.D(\u_npu_integration/flc/sqll/n511_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [12])
);
defparam \u_npu_integration/flc/sqll/r_din_12_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_11_s4  (
	.D(\u_npu_integration/flc/sqll/n513_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [11])
);
defparam \u_npu_integration/flc/sqll/r_din_11_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_10_s4  (
	.D(\u_npu_integration/flc/sqll/n515_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [10])
);
defparam \u_npu_integration/flc/sqll/r_din_10_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_9_s4  (
	.D(\u_npu_integration/flc/sqll/n517_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [9])
);
defparam \u_npu_integration/flc/sqll/r_din_9_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_8_s4  (
	.D(\u_npu_integration/flc/sqll/n519_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [8])
);
defparam \u_npu_integration/flc/sqll/r_din_8_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_7_s4  (
	.D(\u_npu_integration/flc/sqll/n521_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [7])
);
defparam \u_npu_integration/flc/sqll/r_din_7_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_6_s4  (
	.D(\u_npu_integration/flc/sqll/n523_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [6])
);
defparam \u_npu_integration/flc/sqll/r_din_6_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_5_s4  (
	.D(\u_npu_integration/flc/sqll/n525_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [5])
);
defparam \u_npu_integration/flc/sqll/r_din_5_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_4_s4  (
	.D(\u_npu_integration/flc/sqll/n527_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [4])
);
defparam \u_npu_integration/flc/sqll/r_din_4_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_3_s4  (
	.D(\u_npu_integration/flc/sqll/n529_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [3])
);
defparam \u_npu_integration/flc/sqll/r_din_3_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_2_s4  (
	.D(\u_npu_integration/flc/sqll/n531_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [2])
);
defparam \u_npu_integration/flc/sqll/r_din_2_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_1_s4  (
	.D(\u_npu_integration/flc/sqll/n533_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [1])
);
defparam \u_npu_integration/flc/sqll/r_din_1_s4 .INIT=1'b0;
DFFNRE \u_npu_integration/flc/sqll/r_din_0_s4  (
	.D(\u_npu_integration/flc/sqll/n535_20 ),
	.CLK(HCLK),
	.CE(\u_npu_integration/flc/sqll/r_din_0_7 ),
	.RESET(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/ll_di [0])
);
defparam \u_npu_integration/flc/sqll/r_din_0_s4 .INIT=1'b0;
DFFC \u_npu_integration/flc/sqll/r_hold_timeout_7_s2  (
	.D(\u_npu_integration/flc/sqll/n59_15 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [7])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_7_s2 .INIT=1'b0;
DFFC \u_npu_integration/flc/sqll/r_hold_timeout_0_s2  (
	.D(\u_npu_integration/flc/sqll/n66_12 ),
	.CLK(HCLK),
	.CLEAR(\u_npu_integration/n673_6 ),
	.Q(\u_npu_integration/flc/sqll/r_hold_timeout [0])
);
defparam \u_npu_integration/flc/sqll/r_hold_timeout_0_s2 .INIT=1'b0;
ALU \u_npu_integration/flc/sqll/n4_s0  (
	.I0(\u_npu_integration/flc/ll_do_len [0]),
	.I1(\u_npu_integration/flc/sqll/r_do_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_npu_integration/flc/sqll/n4_3 ),
	.SUM(\u_npu_integration/flc/sqll/n4_1_SUM )
);
defparam \u_npu_integration/flc/sqll/n4_s0 .ALU_MODE=3;
ALU \u_npu_integration/flc/sqll/n5_s0  (
	.I0(\u_npu_integration/flc/ll_do_len [1]),
	.I1(\u_npu_integration/flc/sqll/r_do_cnt [1]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/sqll/n4_3 ),
	.COUT(\u_npu_integration/flc/sqll/n5_3 ),
	.SUM(\u_npu_integration/flc/sqll/n5_1_SUM )
);
defparam \u_npu_integration/flc/sqll/n5_s0 .ALU_MODE=3;
ALU \u_npu_integration/flc/sqll/n6_s0  (
	.I0(\u_npu_integration/flc/ll_mode ),
	.I1(\u_npu_integration/flc/sqll/r_do_cnt [2]),
	.I3(GND),
	.CIN(\u_npu_integration/flc/sqll/n5_3 ),
	.COUT(\u_npu_integration/flc/sqll/n6_3 ),
	.SUM(\u_npu_integration/flc/sqll/n6_1_SUM )
);
defparam \u_npu_integration/flc/sqll/n6_s0 .ALU_MODE=3;
endmodule
