read -sv run_verilog_mid/adder_32b_19_75_ee48ac1bd9f67809ef9362b42ffb42be.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_75_ee48ac1bd9f67809ef9362b42ffb42be_yosys.v
