<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>8979</id>
	<dc:title xml:lang="en-US">Learning Parity with Physical Noise: Imperfections, Reductions and FPGA Prototype</dc:title>
	<dc:creator>Bellizia, Davide</dc:creator>
	<dc:creator>Hoffmann, Clément</dc:creator>
	<dc:creator>Kamel, Dina</dc:creator>
	<dc:creator>Liu, Hanlin</dc:creator>
	<dc:creator>Méaux, Pierrick</dc:creator>
	<dc:creator>Standaert, François-Xavier</dc:creator>
	<dc:creator>Yu, Yu</dc:creator>
	<dc:subject xml:lang="en-US">Learning Parity with Noise</dc:subject>
	<dc:subject xml:lang="en-US">Physical Assumptions</dc:subject>
	<dc:subject xml:lang="en-US">Physical Defaults</dc:subject>
	<dc:subject xml:lang="en-US">Security Reductions</dc:subject>
	<dc:subject xml:lang="en-US">FPGA Implementations</dc:subject>
	<dc:subject xml:lang="en-US">Side-Channel Security</dc:subject>
	<dc:description xml:lang="en-US">Hard learning problems are important building blocks for the design of various cryptographic functionalities such as authentication protocols and post-quantum public key encryption. The standard implementations of such schemes add some controlled errors to simple (e.g., inner product) computations involving a public challenge and a secret key. Hard physical learning problems formalize the potential gains that could be obtained by leveraging inexact computing to directly generate erroneous samples. While they have good potential for improving the performances and physical security of more conventional samplers when implemented in specialized integrated circuits, it remains unknown whether physical defaults that inevitably occur in their instantiation can lead to security losses, nor whether their implementation can be viable on standard platforms such as FPGAs. We contribute to these questions in the context of the Learning Parity with Physical Noise (LPPN) problem by: (1) exhibiting new (output) data dependencies of the error probabilities that LPPN samples may suffer from; (2) formally showing that LPPN instances with such dependencies are as hard as the standard LPN problem; (3) analyzing an FPGA prototype of LPPN processor that satisfies basic security and performance requirements.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2021-07-09</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/8979</dc:identifier>
	<dc:identifier>10.46586/tches.v2021.i3.390-417</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2021, Issue 3; 390-417</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8979/8557</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2021 Davide Bellizia, Clément Hoffmann, Dina Kamel, Hanlin Liu, Pierrick Méaux, François-Xavier Standaert,  Yu Yu</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>