#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Mar 19 14:25:56 2022
# Process ID: 18424
# Current directory: C:/Users/Alarik Damrow/Desktop/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20224 C:\Users\Alarik Damrow\Desktop\FinalProject\FinalProject.xpr
# Log file: C:/Users/Alarik Damrow/Desktop/FinalProject/vivado.log
# Journal file: C:/Users/Alarik Damrow/Desktop/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vga_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj vga_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2458] undeclared symbol mod_next, assumed default net type wire [C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/vga_sync.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sim_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c69bedeab95549049a9c2ec655718477 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_test_behav xil_defaultlib.vga_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Alarik -notrace
couldn't read file "C:/Users/Alarik": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 19 14:28:46 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_behav -key {Behavioral:sim_1:Functional:vga_test} -tclbatch {vga_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source vga_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 823.883 ; gain = 3.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Useful functions found.v} w ]
add_files {{C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Useful functions found.v}}
update_compile_order -fileset sources_1
remove_files {{C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Useful functions found.v}}
file delete -force {C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Useful functions found.v}
close [ open {C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/UsefulFunctionsFound.v} w ]
add_files {{C:/Users/Alarik Damrow/Desktop/FinalProject/FinalProject.srcs/sources_1/new/UsefulFunctionsFound.v}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 22:15:45 2022...
