/*
 * Copyright (c) 2010-2011, 2021 ARM Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed hereunder.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Copyright (c) 2004-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "cpu/o3/dyn_inst.hh"

#include <algorithm>
#include "debug/O3CPU.hh"
#include "base/intmath.hh"
#include "cpu/o3/cpu.hh"
#include "cpu/o3/inst_queue.hh"
#include "cpu/o3/thread_state.hh"
#include "debug/DynInst.hh"
#include "debug/IQ.hh"
#include "debug/O3PipeView.hh"

namespace gem5
{

namespace o3
{

DynInst::DynInst(const Arrays &arrays, const StaticInstPtr &static_inst,
        const StaticInstPtr &_macroop, InstSeqNum seq_num, CPU *_cpu)
    : seqNum(seq_num), staticInst(static_inst), cpu(_cpu),
      _numSrcs(arrays.numSrcs), _numDests(arrays.numDests),
      _flatDestIdx(arrays.flatDestIdx), _destIdx(arrays.destIdx),
      _prevDestIdx(arrays.prevDestIdx), _srcIdx(arrays.srcIdx),
      _readySrcIdx(arrays.readySrcIdx), macroop(_macroop)
{
    std::fill(_readySrcIdx, _readySrcIdx + (numSrcs() + 7) / 8, 0);

    status.reset();

    instFlags.reset();
    instFlags[RecordResult] = true;
    instFlags[Predicate] = true;
    instFlags[MemAccPredicate] = true;

#ifndef NDEBUG
    ++cpu->instcount;

    if (cpu->instcount > 1500) {
#ifdef GEM5_DEBUG
        cpu->dumpInsts();
        dumpSNList();
#endif
        assert(cpu->instcount <= 1500);
    }

    DPRINTF(DynInst,
        "DynInst: [sn:%lli] Instruction created. Instcount for %s = %i\n",
        seqNum, cpu->name(), cpu->instcount);
#endif

#ifdef GEM5_DEBUG
    cpu->snList.insert(seqNum);
#endif
}

DynInst::DynInst(const Arrays &arrays, const StaticInstPtr &static_inst,
        const StaticInstPtr &_macroop, const PCStateBase &_pc,
        const PCStateBase &pred_pc, InstSeqNum seq_num, CPU *_cpu)
    : DynInst(arrays, static_inst, _macroop, seq_num, _cpu)
{
    set(pc, _pc);
    set(predPC, pred_pc);
}

DynInst::DynInst(const Arrays &arrays, const StaticInstPtr &_staticInst,
        const StaticInstPtr &_macroop)
    : DynInst(arrays, _staticInst, _macroop, 0, nullptr)
{}

void *
DynInst::operator new(size_t count, Arrays &arrays)
{
    const auto num_dests = arrays.numDests;
    const auto num_srcs = arrays.numSrcs;

    uintptr_t inst = 0;
    size_t inst_size = count;

    uintptr_t flat_dest_idx = roundUp(inst + inst_size, alignof(RegId));
    size_t flat_dest_idx_size = sizeof(*arrays.flatDestIdx) * num_dests;

    uintptr_t dest_idx =
        roundUp(flat_dest_idx + flat_dest_idx_size, alignof(PhysRegIdPtr));
    size_t dest_idx_size = sizeof(*arrays.destIdx) * num_dests;

    uintptr_t prev_dest_idx =
        roundUp(dest_idx + dest_idx_size, alignof(PhysRegIdPtr));
    size_t prev_dest_idx_size = sizeof(*arrays.prevDestIdx) * num_dests;

    uintptr_t src_idx =
        roundUp(prev_dest_idx + prev_dest_idx_size, alignof(PhysRegIdPtr));
    size_t src_idx_size = sizeof(*arrays.srcIdx) * num_srcs;

    uintptr_t ready_src_idx =
        roundUp(src_idx + src_idx_size, alignof(uint8_t));
    size_t ready_src_idx_size =
        sizeof(*arrays.readySrcIdx) * ((num_srcs + 7) / 8);

    size_t total_size = ready_src_idx + ready_src_idx_size;

    uint8_t *buf = (uint8_t *)::operator new(total_size);

    arrays.flatDestIdx = (RegId *)(buf + flat_dest_idx);
    arrays.destIdx = (PhysRegIdPtr *)(buf + dest_idx);
    arrays.prevDestIdx = (PhysRegIdPtr *)(buf + prev_dest_idx);
    arrays.srcIdx = (PhysRegIdPtr *)(buf + src_idx);
    arrays.readySrcIdx = (uint8_t *)(buf + ready_src_idx);

    new (arrays.flatDestIdx) RegId[num_dests];
    new (arrays.destIdx) PhysRegIdPtr[num_dests];
    new (arrays.prevDestIdx) PhysRegIdPtr[num_dests];
    new (arrays.srcIdx) PhysRegIdPtr[num_srcs];
    new (arrays.readySrcIdx) uint8_t[num_srcs];

    return buf;
}

void
DynInst::operator delete(void *ptr)
{
    ::operator delete(ptr);
}

DynInst::~DynInst()
{
    for (int i = 0; i < _numDests; i++) {
        _flatDestIdx[i].~RegId();
        _destIdx[i].~PhysRegIdPtr();
        _prevDestIdx[i].~PhysRegIdPtr();
    }

    for (int i = 0; i < _numSrcs; i++)
        _srcIdx[i].~PhysRegIdPtr();

    for (int i = 0; i < ((_numSrcs + 7) / 8); i++)
        _readySrcIdx[i].~uint8_t();

#if TRACING_ON
    if (debug::O3PipeView) {
        Tick fetch = fetchTick;
        if (fetch != -1) {
            Tick val;
            DPRINTFR(O3PipeView, "O3PipeView:fetch:%llu:0x%08llx:%d:%llu:%s\n",
                     fetch,
                     pcState().instAddr(),
                     pcState().microPC(),
                     seqNum,
                     staticInst->disassemble(pcState().instAddr()));

            val = (decodeTick == -1) ? 0 : fetch + decodeTick;
            DPRINTFR(O3PipeView, "O3PipeView:decode:%llu\n", val);
            val = (renameTick == -1) ? 0 : fetch + renameTick;
            DPRINTFR(O3PipeView, "O3PipeView:rename:%llu\n", val);
            val = (dispatchTick == -1) ? 0 : fetch + dispatchTick;
            DPRINTFR(O3PipeView, "O3PipeView:dispatch:%llu\n", val);
            val = (issueTick == -1) ? 0 : fetch + issueTick;
            DPRINTFR(O3PipeView, "O3PipeView:issue:%llu\n", val);
            val = (completeTick == -1) ? 0 : fetch + completeTick;
            DPRINTFR(O3PipeView, "O3PipeView:complete:%llu\n", val);
            val = (commitTick == -1) ? 0 : fetch + commitTick;

            Tick valS = (storeTick == -1) ? 0 : fetch + storeTick;
            DPRINTFR(O3PipeView, "O3PipeView:retire:%llu:store:%llu\n",
                    val, valS);
        }
    }
#endif

    delete [] memData;
    delete traceData;
    fault = NoFault;

#ifndef NDEBUG
    --cpu->instcount;

    DPRINTF(DynInst,
        "DynInst: [sn:%lli] Instruction destroyed. Instcount for %s = %i\n",
        seqNum, cpu->name(), cpu->instcount);
#endif
#ifdef GEM5_DEBUG
    cpu->snList.erase(seqNum);
#endif
}

#ifdef GEM5_DEBUG
void
DynInst::dumpSNList()
{
    std::set<InstSeqNum>::iterator sn_it = cpu->snList.begin();

    int count = 0;
    while (sn_it != cpu->snList.end()) {
        cprintf("%i: [sn:%lli] not destroyed\n", count, (*sn_it));
        count++;
        sn_it++;
    }
}
#endif

void
DynInst::dump()
{
    cprintf("T%d : %#08d `", threadNumber, pc->instAddr());
    std::cout << staticInst->disassemble(pc->instAddr());
    cprintf("'\n");
}

void
DynInst::dump(std::string &outstring)
{
    std::ostringstream s;
    s << "T" << threadNumber << " : 0x" << pc->instAddr() << " "
      << staticInst->disassemble(pc->instAddr());

    outstring = s.str();
}

void
DynInst::markSrcRegReady()
{
    DPRINTF(IQ, "[sn:%lli] has %d ready out of %d sources. RTI %d)\n",
            seqNum, readyRegs+1, numSrcRegs(), readyToIssue());
    if (++readyRegs == numSrcRegs()) {
        setCanIssue();
    }
}

void
DynInst::markSrcRegReady(RegIndex src_idx)
{
    readySrcIdx(src_idx, true);
    markSrcRegReady();
}

void
DynInst::setSquashed()
{
    status.set(Squashed);

    if (!isPinnedRegsRenamed() || isPinnedRegsSquashDone())
        return;

    for (int idx = 0; idx < numDestRegs(); idx++) {
        PhysRegIdPtr phys_dest_reg = renamedDestIdx(idx);
        if (phys_dest_reg->isPinned()) {
            phys_dest_reg->incrNumPinnedWrites();
            if (isPinnedRegsWritten())
                phys_dest_reg->incrNumPinnedWritesToComplete();
        }
    }
    setPinnedRegsSquashDone();
}

BaseCPU *
DynInst::getCpuPtr()
{
    return static_cast<BaseCPU *>(cpu);
}

Fault
DynInst::execute()
{
    bool no_squash_from_TC = thread->noSquashFromTC;
    thread->noSquashFromTC = true;

    fault = staticInst->execute(this, traceData);

    thread->noSquashFromTC = no_squash_from_TC;

    return fault;
}

Fault
DynInst::initiateAcc()
{
    bool no_squash_from_TC = thread->noSquashFromTC;
    thread->noSquashFromTC = true;

    fault = staticInst->initiateAcc(this, traceData);

    thread->noSquashFromTC = no_squash_from_TC;

    return fault;
}

Fault
DynInst::completeAcc(PacketPtr pkt)
{
    bool no_squash_from_TC = thread->noSquashFromTC;
    thread->noSquashFromTC = true;

    if (cpu->checker) {
        if (isStoreConditional()) {
            reqToVerify->setExtraData(pkt->req->getExtraData());
        }
    }

    fault = staticInst->completeAcc(pkt, this, traceData);

    thread->noSquashFromTC = no_squash_from_TC;

    return fault;
}

void
DynInst::trap(const Fault &fault)
{
    cpu->trap(fault, threadNumber, staticInst);
}

Fault
DynInst::initiateMemRead(Addr addr, unsigned size, Request::Flags flags,
                               const std::vector<bool> &byte_enable)
{
    assert(byte_enable.size() == size);
    return cpu->pushRequest(
        dynamic_cast<DynInstPtr::PtrType>(this),
        true, nullptr, size, addr, flags, nullptr, nullptr, byte_enable);
}

Fault
DynInst::initiateMemMgmtCmd(Request::Flags flags)
{
    const unsigned int size = 8;
    return cpu->pushRequest(
            dynamic_cast<DynInstPtr::PtrType>(this),
            true, nullptr, size, 0x0ul, flags, nullptr, nullptr,
            std::vector<bool>(size, true));
}

Fault
DynInst::writeMem(uint8_t *data, unsigned size, Addr addr,
                        Request::Flags flags, uint64_t *res,
                        const std::vector<bool> &byte_enable)
{
    assert(byte_enable.size() == size);
    return cpu->pushRequest(
        dynamic_cast<DynInstPtr::PtrType>(this),
        false, data, size, addr, flags, res, nullptr, byte_enable);
}

Fault
DynInst::initiateMemAMO(Addr addr, unsigned size, Request::Flags flags,
                              AtomicOpFunctorPtr amo_op)
{
    return cpu->pushRequest(
            dynamic_cast<DynInstPtr::PtrType>(this),
            false, nullptr, size, addr, flags, nullptr,
            std::move(amo_op), std::vector<bool>(size, true));
}

void
DynInst::demapPage(Addr vaddr, uint64_t asn)
{
    cpu->demapPage(vaddr, asn);
}

int
DynInst::cpuId() const
{
    return cpu->cpuId();
}

uint32_t
DynInst::socketId() const
{
    return cpu->socketId();
}

RequestorID
DynInst::requestorId() const
{
    return cpu->dataRequestorId();
}

ContextID
DynInst::contextId() const
{
    return thread->contextId();
}

void
DynInst::clearInIQ()
{
    DPRINTF(O3CPU,
            "STT/debug: clearInIQ called on [sn:%llu] iq_before_null=%d\n",
            seqNum, iq == nullptr);

    if (!iq) {
        return;
    }

    iq = nullptr;
}
gem5::ThreadContext *
DynInst::tcBase() const
{
    return thread->getTC();
}

unsigned int
DynInst::readStCondFailures() const
{
    return thread->storeCondFailures;
}

void
DynInst::setStCondFailures(unsigned int sc_failures)
{
    thread->storeCondFailures = sc_failures;
}

void
DynInst::armMonitor(Addr address)
{
    cpu->armMonitor(threadNumber, address);
}

bool
DynInst::mwait(PacketPtr pkt)
{
    return cpu->mwait(threadNumber, pkt);
}

void
DynInst::mwaitAtomic(gem5::ThreadContext *tc)
{
    cpu->mwaitAtomic(threadNumber, tc, cpu->mmu);
}

AddressMonitor *
DynInst::getAddrMonitor()
{
    return cpu->getCpuAddrMonitor(threadNumber);
}

RegVal
DynInst::readMiscReg(int misc_reg)
{
    return cpu->readMiscReg(misc_reg, threadNumber);
}

void
DynInst::setMiscReg(int misc_reg, RegVal val)
{
    for (auto &idx: _destMiscRegIdx) {
        if (idx == misc_reg)
            return;
    }

    _destMiscRegIdx.push_back(misc_reg);
    _destMiscRegVal.push_back(val);
}

RegVal
DynInst::readMiscRegOperand(const StaticInst *si, int idx)
{
    const RegId& reg = si->srcRegIdx(idx);
    assert(reg.is(MiscRegClass));
    return cpu->readMiscReg(reg.index(), threadNumber);
}

void
DynInst::setMiscRegOperand(const StaticInst *si, int idx, RegVal val)
{
    const RegId& reg = si->destRegIdx(idx);
    assert(reg.is(MiscRegClass));
    setMiscReg(reg.index(), val);

    if (!reg.regClass().isSerializing(reg)) {
        assert(isNonSpeculative());

        bool no_squash_from_TC = thread->noSquashFromTC;
        thread->noSquashFromTC = true;
        cpu->setMiscReg(reg.index(), val, threadNumber);
        thread->noSquashFromTC = no_squash_from_TC;
    }
}

void
DynInst::updateMiscRegs()
{
    bool no_squash_from_TC = thread->noSquashFromTC;
    thread->noSquashFromTC = true;

    for (int i = 0; i < _destMiscRegIdx.size(); i++)
        cpu->setMiscReg(
            _destMiscRegIdx[i], _destMiscRegVal[i], threadNumber);

    thread->noSquashFromTC = no_squash_from_TC;
}

void
DynInst::forwardOldRegs()
{
    for (int idx = 0; idx < numDestRegs(); idx++) {
        PhysRegIdPtr prev_phys_reg = prevDestIdx(idx);
        const RegId& original_dest_reg = staticInst->destRegIdx(idx);
        const auto bytes = original_dest_reg.regClass().regBytes();

        if (!original_dest_reg.isRenameable())
            continue;

        if (bytes == sizeof(RegVal)) {
            setRegOperand(staticInst.get(), idx,
                    cpu->getReg(prev_phys_reg, threadNumber));
        } else {
            const size_t size = original_dest_reg.regClass().regBytes();
            auto val = std::make_unique<uint8_t[]>(size);
            cpu->getReg(prev_phys_reg, val.get(), threadNumber);
            setRegOperand(staticInst.get(), idx, val.get());
        }
    }
}

RegVal
DynInst::getRegOperand(const StaticInst *si, int idx)
{
    const PhysRegIdPtr reg = renamedSrcIdx(idx);
    if (reg->is(InvalidRegClass))
        return 0;

    if (cpu->isRegTainted(reg)) {
        setArgsTainted(true);
        setDataTainted(true);

        DPRINTF(DynInst,
                "[sn:%llu] STT: source reg idx %d tainted\n",
                seqNum, idx);
    }

    return cpu->getReg(reg, threadNumber);
}

void
DynInst::getRegOperand(const StaticInst *si, int idx, void *val)
{
    const PhysRegIdPtr reg = renamedSrcIdx(idx);
    if (reg->is(InvalidRegClass))
        return;

    if (cpu->isRegTainted(reg)) {
        setArgsTainted(true);
        setDataTainted(true);

        DPRINTF(DynInst,
                "[sn:%llu] STT: source reg idx %d tainted (blob)\n",
                seqNum, idx);
    }

    cpu->getReg(reg, val, threadNumber);
}

void *
DynInst::getWritableRegOperand(const StaticInst *si, int idx)
{
    return cpu->getWritableReg(renamedDestIdx(idx), threadNumber);
}

void
DynInst::setRegOperand(const StaticInst *si, int idx, RegVal val)
{
    const PhysRegIdPtr reg = renamedDestIdx(idx);
    if (reg->is(InvalidRegClass))
        return;

    cpu->setReg(reg, val, threadNumber);
    setResult(reg->regClass(), val);

    bool out_tainted =
        isArgsTainted() || isControlTainted() ||
        isDataTainted() || isAddrTainted();

    cpu->setRegTaint(reg, out_tainted);

    if (out_tainted) {
        cpu->recordInstTaintedDestReg(seqNum, reg);

        DPRINTF(DynInst,
                "[sn:%llu] STT: recorded tainted dest reg in CPU table\n",
                seqNum);
        DPRINTF(DynInst,
                "[sn:%llu] STT: tainted result written to dest reg idx %d\n",
                seqNum, idx);
    }
}

void
DynInst::setRegOperand(const StaticInst *si, int idx, const void *val)
{
    const PhysRegIdPtr reg = renamedDestIdx(idx);
    if (reg->is(InvalidRegClass))
        return;

    cpu->setReg(reg, val, threadNumber);
    setResult(reg->regClass(), val);

    bool out_tainted =
        isArgsTainted() || isControlTainted() ||
        isDataTainted() || isAddrTainted();

    cpu->setRegTaint(reg, out_tainted);

    if (out_tainted) {
        cpu->recordInstTaintedDestReg(seqNum, reg);

        DPRINTF(DynInst,
                "[sn:%llu] STT: recorded tainted dest reg in CPU table\n",
                seqNum);
        DPRINTF(DynInst,
                "[sn:%llu] STT: tainted blob result written to dest reg idx %d\n",
                seqNum, idx);
    }
}

} // namespace o3
} // namespace gem5