INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/12_DECEMBER_EXAM/12_DECEMBER_EXAM.srcs/sim_1/new/system_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_tb'
