// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_44 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_396_p2;
reg   [0:0] icmp_ln86_reg_1361;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1162_fu_402_p2;
reg   [0:0] icmp_ln86_1162_reg_1372;
wire   [0:0] icmp_ln86_1163_fu_408_p2;
reg   [0:0] icmp_ln86_1163_reg_1377;
reg   [0:0] icmp_ln86_1163_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1164_fu_414_p2;
reg   [0:0] icmp_ln86_1164_reg_1383;
wire   [0:0] icmp_ln86_1165_fu_420_p2;
reg   [0:0] icmp_ln86_1165_reg_1389;
wire   [0:0] icmp_ln86_1166_fu_426_p2;
reg   [0:0] icmp_ln86_1166_reg_1395;
reg   [0:0] icmp_ln86_1166_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1166_reg_1395_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1167_fu_432_p2;
reg   [0:0] icmp_ln86_1167_reg_1401;
reg   [0:0] icmp_ln86_1167_reg_1401_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1168_fu_438_p2;
reg   [0:0] icmp_ln86_1168_reg_1407;
wire   [0:0] icmp_ln86_1169_fu_444_p2;
reg   [0:0] icmp_ln86_1169_reg_1412;
reg   [0:0] icmp_ln86_1169_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1170_fu_450_p2;
reg   [0:0] icmp_ln86_1170_reg_1418;
reg   [0:0] icmp_ln86_1170_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1170_reg_1418_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1171_fu_456_p2;
reg   [0:0] icmp_ln86_1171_reg_1424;
reg   [0:0] icmp_ln86_1171_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1171_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1172_fu_462_p2;
reg   [0:0] icmp_ln86_1172_reg_1430;
reg   [0:0] icmp_ln86_1172_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1172_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1172_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1173_fu_468_p2;
reg   [0:0] icmp_ln86_1173_reg_1436;
reg   [0:0] icmp_ln86_1173_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1173_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1173_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1173_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1174_fu_474_p2;
reg   [0:0] icmp_ln86_1174_reg_1442;
reg   [0:0] icmp_ln86_1174_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1174_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1174_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1174_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1387_fu_490_p2;
reg   [0:0] icmp_ln86_1387_reg_1448;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1387_reg_1448_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1176_fu_496_p2;
reg   [0:0] icmp_ln86_1176_reg_1454;
wire   [0:0] icmp_ln86_1177_fu_502_p2;
reg   [0:0] icmp_ln86_1177_reg_1459;
reg   [0:0] icmp_ln86_1177_reg_1459_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1178_fu_508_p2;
reg   [0:0] icmp_ln86_1178_reg_1464;
reg   [0:0] icmp_ln86_1178_reg_1464_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1179_fu_514_p2;
reg   [0:0] icmp_ln86_1179_reg_1469;
reg   [0:0] icmp_ln86_1179_reg_1469_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1180_fu_520_p2;
reg   [0:0] icmp_ln86_1180_reg_1474;
reg   [0:0] icmp_ln86_1180_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1180_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1181_fu_526_p2;
reg   [0:0] icmp_ln86_1181_reg_1479;
reg   [0:0] icmp_ln86_1181_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1181_reg_1479_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1182_fu_532_p2;
reg   [0:0] icmp_ln86_1182_reg_1484;
reg   [0:0] icmp_ln86_1182_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1182_reg_1484_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1183_fu_538_p2;
reg   [0:0] icmp_ln86_1183_reg_1489;
reg   [0:0] icmp_ln86_1183_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1183_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1183_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1184_fu_544_p2;
reg   [0:0] icmp_ln86_1184_reg_1494;
reg   [0:0] icmp_ln86_1184_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1184_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1184_reg_1494_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1185_fu_550_p2;
reg   [0:0] icmp_ln86_1185_reg_1499;
reg   [0:0] icmp_ln86_1185_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1185_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1185_reg_1499_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1186_fu_556_p2;
reg   [0:0] icmp_ln86_1186_reg_1504;
reg   [0:0] icmp_ln86_1186_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1186_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1186_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1186_reg_1504_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1187_fu_562_p2;
reg   [0:0] icmp_ln86_1187_reg_1509;
reg   [0:0] icmp_ln86_1187_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1187_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1187_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1187_reg_1509_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1188_fu_568_p2;
reg   [0:0] icmp_ln86_1188_reg_1514;
reg   [0:0] icmp_ln86_1188_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1188_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1188_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1188_reg_1514_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1189_fu_574_p2;
reg   [0:0] icmp_ln86_1189_reg_1519;
reg   [0:0] icmp_ln86_1189_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1189_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1189_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1189_reg_1519_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1189_reg_1519_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1190_fu_580_p2;
reg   [0:0] icmp_ln86_1190_reg_1524;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1190_reg_1524_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_586_p2;
reg   [0:0] and_ln102_reg_1529;
reg   [0:0] and_ln102_reg_1529_pp0_iter1_reg;
wire   [0:0] and_ln102_1119_fu_602_p2;
reg   [0:0] and_ln102_1119_reg_1539;
wire   [0:0] and_ln104_225_fu_611_p2;
reg   [0:0] and_ln104_225_reg_1544;
wire   [0:0] and_ln102_1120_fu_616_p2;
reg   [0:0] and_ln102_1120_reg_1549;
reg   [0:0] and_ln102_1120_reg_1549_pp0_iter2_reg;
wire   [0:0] and_ln104_226_fu_626_p2;
reg   [0:0] and_ln104_226_reg_1556;
reg   [0:0] and_ln104_226_reg_1556_pp0_iter2_reg;
wire   [0:0] and_ln102_1124_fu_637_p2;
reg   [0:0] and_ln102_1124_reg_1562;
wire   [2:0] select_ln117_1125_fu_669_p3;
reg   [2:0] select_ln117_1125_reg_1567;
wire   [0:0] or_ln117_1054_fu_677_p2;
reg   [0:0] or_ln117_1054_reg_1572;
wire   [0:0] and_ln102_1118_fu_688_p2;
reg   [0:0] and_ln102_1118_reg_1578;
reg   [0:0] and_ln102_1118_reg_1578_pp0_iter3_reg;
wire   [0:0] and_ln102_1122_fu_704_p2;
reg   [0:0] and_ln102_1122_reg_1585;
reg   [0:0] and_ln102_1122_reg_1585_pp0_iter3_reg;
reg   [0:0] and_ln102_1122_reg_1585_pp0_iter4_reg;
wire   [0:0] and_ln104_228_fu_714_p2;
reg   [0:0] and_ln104_228_reg_1592;
reg   [0:0] and_ln104_228_reg_1592_pp0_iter3_reg;
reg   [0:0] and_ln104_228_reg_1592_pp0_iter4_reg;
reg   [0:0] and_ln104_228_reg_1592_pp0_iter5_reg;
reg   [0:0] and_ln104_228_reg_1592_pp0_iter6_reg;
wire   [0:0] and_ln102_1126_fu_729_p2;
reg   [0:0] and_ln102_1126_reg_1598;
wire   [0:0] or_ln117_1057_fu_800_p2;
reg   [0:0] or_ln117_1057_reg_1604;
wire   [3:0] select_ln117_1131_fu_813_p3;
reg   [3:0] select_ln117_1131_reg_1609;
wire   [0:0] or_ln117_1059_fu_821_p2;
reg   [0:0] or_ln117_1059_reg_1614;
wire   [0:0] and_ln102_1121_fu_825_p2;
reg   [0:0] and_ln102_1121_reg_1621;
wire   [0:0] and_ln104_227_fu_834_p2;
reg   [0:0] and_ln104_227_reg_1627;
reg   [0:0] and_ln104_227_reg_1627_pp0_iter4_reg;
wire   [0:0] and_ln102_1127_fu_849_p2;
reg   [0:0] and_ln102_1127_reg_1633;
wire   [4:0] select_ln117_1137_fu_940_p3;
reg   [4:0] select_ln117_1137_reg_1638;
wire   [0:0] or_ln117_1064_fu_947_p2;
reg   [0:0] or_ln117_1064_reg_1643;
wire   [0:0] and_ln102_1129_fu_961_p2;
reg   [0:0] and_ln102_1129_reg_1649;
wire   [0:0] or_ln117_1068_fu_1034_p2;
reg   [0:0] or_ln117_1068_reg_1655;
wire   [4:0] select_ln117_1143_fu_1048_p3;
reg   [4:0] select_ln117_1143_reg_1660;
wire   [0:0] or_ln117_1070_fu_1056_p2;
reg   [0:0] or_ln117_1070_reg_1665;
wire   [0:0] or_ln117_1074_fu_1144_p2;
reg   [0:0] or_ln117_1074_reg_1673;
wire   [4:0] select_ln117_1149_fu_1156_p3;
reg   [4:0] select_ln117_1149_reg_1679;
wire   [0:0] or_ln117_1076_fu_1178_p2;
reg   [0:0] or_ln117_1076_reg_1684;
wire   [4:0] select_ln117_1151_fu_1190_p3;
reg   [4:0] select_ln117_1151_reg_1689;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_480_p4;
wire   [0:0] xor_ln104_556_fu_592_p2;
wire   [0:0] xor_ln104_558_fu_606_p2;
wire   [0:0] and_ln104_fu_597_p2;
wire   [0:0] xor_ln104_559_fu_621_p2;
wire   [0:0] and_ln102_1123_fu_632_p2;
wire   [0:0] and_ln102_1131_fu_642_p2;
wire   [0:0] xor_ln117_fu_647_p2;
wire   [1:0] zext_ln117_fu_653_p1;
wire   [1:0] select_ln117_fu_657_p3;
wire   [2:0] zext_ln117_129_fu_665_p1;
wire   [0:0] xor_ln104_fu_683_p2;
wire   [0:0] xor_ln104_557_fu_693_p2;
wire   [0:0] and_ln104_224_fu_698_p2;
wire   [0:0] xor_ln104_561_fu_709_p2;
wire   [0:0] xor_ln104_562_fu_720_p2;
wire   [0:0] and_ln102_1146_fu_737_p2;
wire   [0:0] and_ln102_1125_fu_725_p2;
wire   [0:0] and_ln102_1132_fu_733_p2;
wire   [0:0] or_ln117_fu_752_p2;
wire   [0:0] and_ln102_1133_fu_742_p2;
wire   [2:0] select_ln117_1126_fu_757_p3;
wire   [0:0] or_ln117_1055_fu_764_p2;
wire   [2:0] select_ln117_1127_fu_769_p3;
wire   [2:0] select_ln117_1128_fu_776_p3;
wire   [0:0] and_ln102_1134_fu_747_p2;
wire   [3:0] zext_ln117_130_fu_784_p1;
wire   [0:0] or_ln117_1056_fu_788_p2;
wire   [3:0] select_ln117_1129_fu_793_p3;
wire   [3:0] select_ln117_1130_fu_805_p3;
wire   [0:0] xor_ln104_560_fu_829_p2;
wire   [0:0] xor_ln104_563_fu_839_p2;
wire   [0:0] and_ln102_1147_fu_854_p2;
wire   [0:0] xor_ln104_564_fu_844_p2;
wire   [0:0] and_ln102_1148_fu_868_p2;
wire   [0:0] and_ln102_1135_fu_859_p2;
wire   [0:0] or_ln117_1058_fu_878_p2;
wire   [0:0] and_ln102_1136_fu_864_p2;
wire   [3:0] select_ln117_1132_fu_883_p3;
wire   [0:0] or_ln117_1060_fu_890_p2;
wire   [3:0] select_ln117_1133_fu_895_p3;
wire   [0:0] or_ln117_1061_fu_902_p2;
wire   [0:0] and_ln102_1137_fu_873_p2;
wire   [3:0] select_ln117_1134_fu_906_p3;
wire   [0:0] or_ln117_1062_fu_914_p2;
wire   [3:0] select_ln117_1135_fu_920_p3;
wire   [3:0] select_ln117_1136_fu_928_p3;
wire   [4:0] zext_ln117_131_fu_936_p1;
wire   [0:0] xor_ln104_565_fu_952_p2;
wire   [0:0] and_ln102_1149_fu_969_p2;
wire   [0:0] and_ln102_1128_fu_957_p2;
wire   [0:0] and_ln102_1138_fu_965_p2;
wire   [0:0] or_ln117_1063_fu_984_p2;
wire   [0:0] and_ln102_1139_fu_974_p2;
wire   [4:0] select_ln117_1138_fu_989_p3;
wire   [0:0] or_ln117_1065_fu_996_p2;
wire   [4:0] select_ln117_1139_fu_1001_p3;
wire   [0:0] or_ln117_1066_fu_1008_p2;
wire   [0:0] and_ln102_1140_fu_979_p2;
wire   [4:0] select_ln117_1140_fu_1012_p3;
wire   [0:0] or_ln117_1067_fu_1020_p2;
wire   [4:0] select_ln117_1141_fu_1026_p3;
wire   [4:0] select_ln117_1142_fu_1040_p3;
wire   [0:0] xor_ln104_566_fu_1060_p2;
wire   [0:0] and_ln102_1150_fu_1070_p2;
wire   [0:0] xor_ln104_567_fu_1065_p2;
wire   [0:0] and_ln102_1151_fu_1084_p2;
wire   [0:0] and_ln102_1141_fu_1075_p2;
wire   [0:0] or_ln117_1069_fu_1094_p2;
wire   [0:0] and_ln102_1142_fu_1080_p2;
wire   [4:0] select_ln117_1144_fu_1099_p3;
wire   [0:0] or_ln117_1071_fu_1106_p2;
wire   [4:0] select_ln117_1145_fu_1111_p3;
wire   [0:0] or_ln117_1072_fu_1118_p2;
wire   [0:0] and_ln102_1143_fu_1089_p2;
wire   [4:0] select_ln117_1146_fu_1122_p3;
wire   [0:0] or_ln117_1073_fu_1130_p2;
wire   [4:0] select_ln117_1147_fu_1136_p3;
wire   [4:0] select_ln117_1148_fu_1148_p3;
wire   [0:0] and_ln102_1130_fu_1164_p2;
wire   [0:0] and_ln102_1144_fu_1168_p2;
wire   [0:0] or_ln117_1075_fu_1173_p2;
wire   [4:0] select_ln117_1150_fu_1183_p3;
wire   [0:0] xor_ln104_568_fu_1198_p2;
wire   [0:0] and_ln102_1152_fu_1203_p2;
wire   [0:0] and_ln102_1145_fu_1208_p2;
wire   [0:0] or_ln117_1077_fu_1213_p2;
wire   [11:0] agg_result_fu_1225_p65;
wire   [4:0] agg_result_fu_1225_p66;
wire   [11:0] agg_result_fu_1225_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1225_p1;
wire   [4:0] agg_result_fu_1225_p3;
wire   [4:0] agg_result_fu_1225_p5;
wire   [4:0] agg_result_fu_1225_p7;
wire   [4:0] agg_result_fu_1225_p9;
wire   [4:0] agg_result_fu_1225_p11;
wire   [4:0] agg_result_fu_1225_p13;
wire   [4:0] agg_result_fu_1225_p15;
wire   [4:0] agg_result_fu_1225_p17;
wire   [4:0] agg_result_fu_1225_p19;
wire   [4:0] agg_result_fu_1225_p21;
wire   [4:0] agg_result_fu_1225_p23;
wire   [4:0] agg_result_fu_1225_p25;
wire   [4:0] agg_result_fu_1225_p27;
wire   [4:0] agg_result_fu_1225_p29;
wire   [4:0] agg_result_fu_1225_p31;
wire  signed [4:0] agg_result_fu_1225_p33;
wire  signed [4:0] agg_result_fu_1225_p35;
wire  signed [4:0] agg_result_fu_1225_p37;
wire  signed [4:0] agg_result_fu_1225_p39;
wire  signed [4:0] agg_result_fu_1225_p41;
wire  signed [4:0] agg_result_fu_1225_p43;
wire  signed [4:0] agg_result_fu_1225_p45;
wire  signed [4:0] agg_result_fu_1225_p47;
wire  signed [4:0] agg_result_fu_1225_p49;
wire  signed [4:0] agg_result_fu_1225_p51;
wire  signed [4:0] agg_result_fu_1225_p53;
wire  signed [4:0] agg_result_fu_1225_p55;
wire  signed [4:0] agg_result_fu_1225_p57;
wire  signed [4:0] agg_result_fu_1225_p59;
wire  signed [4:0] agg_result_fu_1225_p61;
wire  signed [4:0] agg_result_fu_1225_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x23 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x23_U1401(
    .din0(12'd4069),
    .din1(12'd3917),
    .din2(12'd393),
    .din3(12'd1),
    .din4(12'd83),
    .din5(12'd621),
    .din6(12'd3503),
    .din7(12'd1268),
    .din8(12'd1469),
    .din9(12'd3799),
    .din10(12'd4092),
    .din11(12'd3891),
    .din12(12'd3123),
    .din13(12'd723),
    .din14(12'd118),
    .din15(12'd3534),
    .din16(12'd33),
    .din17(12'd267),
    .din18(12'd127),
    .din19(12'd650),
    .din20(12'd3750),
    .din21(12'd275),
    .din22(12'd1354),
    .din23(12'd3739),
    .din24(12'd3946),
    .din25(12'd811),
    .din26(12'd3674),
    .din27(12'd4041),
    .din28(12'd4058),
    .din29(12'd3748),
    .din30(12'd221),
    .din31(12'd14),
    .def(agg_result_fu_1225_p65),
    .sel(agg_result_fu_1225_p66),
    .dout(agg_result_fu_1225_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1118_reg_1578 <= and_ln102_1118_fu_688_p2;
        and_ln102_1118_reg_1578_pp0_iter3_reg <= and_ln102_1118_reg_1578;
        and_ln102_1119_reg_1539 <= and_ln102_1119_fu_602_p2;
        and_ln102_1120_reg_1549 <= and_ln102_1120_fu_616_p2;
        and_ln102_1120_reg_1549_pp0_iter2_reg <= and_ln102_1120_reg_1549;
        and_ln102_1121_reg_1621 <= and_ln102_1121_fu_825_p2;
        and_ln102_1122_reg_1585 <= and_ln102_1122_fu_704_p2;
        and_ln102_1122_reg_1585_pp0_iter3_reg <= and_ln102_1122_reg_1585;
        and_ln102_1122_reg_1585_pp0_iter4_reg <= and_ln102_1122_reg_1585_pp0_iter3_reg;
        and_ln102_1124_reg_1562 <= and_ln102_1124_fu_637_p2;
        and_ln102_1126_reg_1598 <= and_ln102_1126_fu_729_p2;
        and_ln102_1127_reg_1633 <= and_ln102_1127_fu_849_p2;
        and_ln102_1129_reg_1649 <= and_ln102_1129_fu_961_p2;
        and_ln102_reg_1529 <= and_ln102_fu_586_p2;
        and_ln102_reg_1529_pp0_iter1_reg <= and_ln102_reg_1529;
        and_ln104_225_reg_1544 <= and_ln104_225_fu_611_p2;
        and_ln104_226_reg_1556 <= and_ln104_226_fu_626_p2;
        and_ln104_226_reg_1556_pp0_iter2_reg <= and_ln104_226_reg_1556;
        and_ln104_227_reg_1627 <= and_ln104_227_fu_834_p2;
        and_ln104_227_reg_1627_pp0_iter4_reg <= and_ln104_227_reg_1627;
        and_ln104_228_reg_1592 <= and_ln104_228_fu_714_p2;
        and_ln104_228_reg_1592_pp0_iter3_reg <= and_ln104_228_reg_1592;
        and_ln104_228_reg_1592_pp0_iter4_reg <= and_ln104_228_reg_1592_pp0_iter3_reg;
        and_ln104_228_reg_1592_pp0_iter5_reg <= and_ln104_228_reg_1592_pp0_iter4_reg;
        and_ln104_228_reg_1592_pp0_iter6_reg <= and_ln104_228_reg_1592_pp0_iter5_reg;
        icmp_ln86_1162_reg_1372 <= icmp_ln86_1162_fu_402_p2;
        icmp_ln86_1163_reg_1377 <= icmp_ln86_1163_fu_408_p2;
        icmp_ln86_1163_reg_1377_pp0_iter1_reg <= icmp_ln86_1163_reg_1377;
        icmp_ln86_1164_reg_1383 <= icmp_ln86_1164_fu_414_p2;
        icmp_ln86_1165_reg_1389 <= icmp_ln86_1165_fu_420_p2;
        icmp_ln86_1166_reg_1395 <= icmp_ln86_1166_fu_426_p2;
        icmp_ln86_1166_reg_1395_pp0_iter1_reg <= icmp_ln86_1166_reg_1395;
        icmp_ln86_1166_reg_1395_pp0_iter2_reg <= icmp_ln86_1166_reg_1395_pp0_iter1_reg;
        icmp_ln86_1167_reg_1401 <= icmp_ln86_1167_fu_432_p2;
        icmp_ln86_1167_reg_1401_pp0_iter1_reg <= icmp_ln86_1167_reg_1401;
        icmp_ln86_1168_reg_1407 <= icmp_ln86_1168_fu_438_p2;
        icmp_ln86_1169_reg_1412 <= icmp_ln86_1169_fu_444_p2;
        icmp_ln86_1169_reg_1412_pp0_iter1_reg <= icmp_ln86_1169_reg_1412;
        icmp_ln86_1170_reg_1418 <= icmp_ln86_1170_fu_450_p2;
        icmp_ln86_1170_reg_1418_pp0_iter1_reg <= icmp_ln86_1170_reg_1418;
        icmp_ln86_1170_reg_1418_pp0_iter2_reg <= icmp_ln86_1170_reg_1418_pp0_iter1_reg;
        icmp_ln86_1171_reg_1424 <= icmp_ln86_1171_fu_456_p2;
        icmp_ln86_1171_reg_1424_pp0_iter1_reg <= icmp_ln86_1171_reg_1424;
        icmp_ln86_1171_reg_1424_pp0_iter2_reg <= icmp_ln86_1171_reg_1424_pp0_iter1_reg;
        icmp_ln86_1172_reg_1430 <= icmp_ln86_1172_fu_462_p2;
        icmp_ln86_1172_reg_1430_pp0_iter1_reg <= icmp_ln86_1172_reg_1430;
        icmp_ln86_1172_reg_1430_pp0_iter2_reg <= icmp_ln86_1172_reg_1430_pp0_iter1_reg;
        icmp_ln86_1172_reg_1430_pp0_iter3_reg <= icmp_ln86_1172_reg_1430_pp0_iter2_reg;
        icmp_ln86_1173_reg_1436 <= icmp_ln86_1173_fu_468_p2;
        icmp_ln86_1173_reg_1436_pp0_iter1_reg <= icmp_ln86_1173_reg_1436;
        icmp_ln86_1173_reg_1436_pp0_iter2_reg <= icmp_ln86_1173_reg_1436_pp0_iter1_reg;
        icmp_ln86_1173_reg_1436_pp0_iter3_reg <= icmp_ln86_1173_reg_1436_pp0_iter2_reg;
        icmp_ln86_1173_reg_1436_pp0_iter4_reg <= icmp_ln86_1173_reg_1436_pp0_iter3_reg;
        icmp_ln86_1174_reg_1442 <= icmp_ln86_1174_fu_474_p2;
        icmp_ln86_1174_reg_1442_pp0_iter1_reg <= icmp_ln86_1174_reg_1442;
        icmp_ln86_1174_reg_1442_pp0_iter2_reg <= icmp_ln86_1174_reg_1442_pp0_iter1_reg;
        icmp_ln86_1174_reg_1442_pp0_iter3_reg <= icmp_ln86_1174_reg_1442_pp0_iter2_reg;
        icmp_ln86_1174_reg_1442_pp0_iter4_reg <= icmp_ln86_1174_reg_1442_pp0_iter3_reg;
        icmp_ln86_1176_reg_1454 <= icmp_ln86_1176_fu_496_p2;
        icmp_ln86_1177_reg_1459 <= icmp_ln86_1177_fu_502_p2;
        icmp_ln86_1177_reg_1459_pp0_iter1_reg <= icmp_ln86_1177_reg_1459;
        icmp_ln86_1178_reg_1464 <= icmp_ln86_1178_fu_508_p2;
        icmp_ln86_1178_reg_1464_pp0_iter1_reg <= icmp_ln86_1178_reg_1464;
        icmp_ln86_1179_reg_1469 <= icmp_ln86_1179_fu_514_p2;
        icmp_ln86_1179_reg_1469_pp0_iter1_reg <= icmp_ln86_1179_reg_1469;
        icmp_ln86_1180_reg_1474 <= icmp_ln86_1180_fu_520_p2;
        icmp_ln86_1180_reg_1474_pp0_iter1_reg <= icmp_ln86_1180_reg_1474;
        icmp_ln86_1180_reg_1474_pp0_iter2_reg <= icmp_ln86_1180_reg_1474_pp0_iter1_reg;
        icmp_ln86_1181_reg_1479 <= icmp_ln86_1181_fu_526_p2;
        icmp_ln86_1181_reg_1479_pp0_iter1_reg <= icmp_ln86_1181_reg_1479;
        icmp_ln86_1181_reg_1479_pp0_iter2_reg <= icmp_ln86_1181_reg_1479_pp0_iter1_reg;
        icmp_ln86_1182_reg_1484 <= icmp_ln86_1182_fu_532_p2;
        icmp_ln86_1182_reg_1484_pp0_iter1_reg <= icmp_ln86_1182_reg_1484;
        icmp_ln86_1182_reg_1484_pp0_iter2_reg <= icmp_ln86_1182_reg_1484_pp0_iter1_reg;
        icmp_ln86_1183_reg_1489 <= icmp_ln86_1183_fu_538_p2;
        icmp_ln86_1183_reg_1489_pp0_iter1_reg <= icmp_ln86_1183_reg_1489;
        icmp_ln86_1183_reg_1489_pp0_iter2_reg <= icmp_ln86_1183_reg_1489_pp0_iter1_reg;
        icmp_ln86_1183_reg_1489_pp0_iter3_reg <= icmp_ln86_1183_reg_1489_pp0_iter2_reg;
        icmp_ln86_1184_reg_1494 <= icmp_ln86_1184_fu_544_p2;
        icmp_ln86_1184_reg_1494_pp0_iter1_reg <= icmp_ln86_1184_reg_1494;
        icmp_ln86_1184_reg_1494_pp0_iter2_reg <= icmp_ln86_1184_reg_1494_pp0_iter1_reg;
        icmp_ln86_1184_reg_1494_pp0_iter3_reg <= icmp_ln86_1184_reg_1494_pp0_iter2_reg;
        icmp_ln86_1185_reg_1499 <= icmp_ln86_1185_fu_550_p2;
        icmp_ln86_1185_reg_1499_pp0_iter1_reg <= icmp_ln86_1185_reg_1499;
        icmp_ln86_1185_reg_1499_pp0_iter2_reg <= icmp_ln86_1185_reg_1499_pp0_iter1_reg;
        icmp_ln86_1185_reg_1499_pp0_iter3_reg <= icmp_ln86_1185_reg_1499_pp0_iter2_reg;
        icmp_ln86_1186_reg_1504 <= icmp_ln86_1186_fu_556_p2;
        icmp_ln86_1186_reg_1504_pp0_iter1_reg <= icmp_ln86_1186_reg_1504;
        icmp_ln86_1186_reg_1504_pp0_iter2_reg <= icmp_ln86_1186_reg_1504_pp0_iter1_reg;
        icmp_ln86_1186_reg_1504_pp0_iter3_reg <= icmp_ln86_1186_reg_1504_pp0_iter2_reg;
        icmp_ln86_1186_reg_1504_pp0_iter4_reg <= icmp_ln86_1186_reg_1504_pp0_iter3_reg;
        icmp_ln86_1187_reg_1509 <= icmp_ln86_1187_fu_562_p2;
        icmp_ln86_1187_reg_1509_pp0_iter1_reg <= icmp_ln86_1187_reg_1509;
        icmp_ln86_1187_reg_1509_pp0_iter2_reg <= icmp_ln86_1187_reg_1509_pp0_iter1_reg;
        icmp_ln86_1187_reg_1509_pp0_iter3_reg <= icmp_ln86_1187_reg_1509_pp0_iter2_reg;
        icmp_ln86_1187_reg_1509_pp0_iter4_reg <= icmp_ln86_1187_reg_1509_pp0_iter3_reg;
        icmp_ln86_1188_reg_1514 <= icmp_ln86_1188_fu_568_p2;
        icmp_ln86_1188_reg_1514_pp0_iter1_reg <= icmp_ln86_1188_reg_1514;
        icmp_ln86_1188_reg_1514_pp0_iter2_reg <= icmp_ln86_1188_reg_1514_pp0_iter1_reg;
        icmp_ln86_1188_reg_1514_pp0_iter3_reg <= icmp_ln86_1188_reg_1514_pp0_iter2_reg;
        icmp_ln86_1188_reg_1514_pp0_iter4_reg <= icmp_ln86_1188_reg_1514_pp0_iter3_reg;
        icmp_ln86_1189_reg_1519 <= icmp_ln86_1189_fu_574_p2;
        icmp_ln86_1189_reg_1519_pp0_iter1_reg <= icmp_ln86_1189_reg_1519;
        icmp_ln86_1189_reg_1519_pp0_iter2_reg <= icmp_ln86_1189_reg_1519_pp0_iter1_reg;
        icmp_ln86_1189_reg_1519_pp0_iter3_reg <= icmp_ln86_1189_reg_1519_pp0_iter2_reg;
        icmp_ln86_1189_reg_1519_pp0_iter4_reg <= icmp_ln86_1189_reg_1519_pp0_iter3_reg;
        icmp_ln86_1189_reg_1519_pp0_iter5_reg <= icmp_ln86_1189_reg_1519_pp0_iter4_reg;
        icmp_ln86_1190_reg_1524 <= icmp_ln86_1190_fu_580_p2;
        icmp_ln86_1190_reg_1524_pp0_iter1_reg <= icmp_ln86_1190_reg_1524;
        icmp_ln86_1190_reg_1524_pp0_iter2_reg <= icmp_ln86_1190_reg_1524_pp0_iter1_reg;
        icmp_ln86_1190_reg_1524_pp0_iter3_reg <= icmp_ln86_1190_reg_1524_pp0_iter2_reg;
        icmp_ln86_1190_reg_1524_pp0_iter4_reg <= icmp_ln86_1190_reg_1524_pp0_iter3_reg;
        icmp_ln86_1190_reg_1524_pp0_iter5_reg <= icmp_ln86_1190_reg_1524_pp0_iter4_reg;
        icmp_ln86_1190_reg_1524_pp0_iter6_reg <= icmp_ln86_1190_reg_1524_pp0_iter5_reg;
        icmp_ln86_1387_reg_1448 <= icmp_ln86_1387_fu_490_p2;
        icmp_ln86_1387_reg_1448_pp0_iter1_reg <= icmp_ln86_1387_reg_1448;
        icmp_ln86_1387_reg_1448_pp0_iter2_reg <= icmp_ln86_1387_reg_1448_pp0_iter1_reg;
        icmp_ln86_1387_reg_1448_pp0_iter3_reg <= icmp_ln86_1387_reg_1448_pp0_iter2_reg;
        icmp_ln86_1387_reg_1448_pp0_iter4_reg <= icmp_ln86_1387_reg_1448_pp0_iter3_reg;
        icmp_ln86_1387_reg_1448_pp0_iter5_reg <= icmp_ln86_1387_reg_1448_pp0_iter4_reg;
        icmp_ln86_1387_reg_1448_pp0_iter6_reg <= icmp_ln86_1387_reg_1448_pp0_iter5_reg;
        icmp_ln86_reg_1361 <= icmp_ln86_fu_396_p2;
        icmp_ln86_reg_1361_pp0_iter1_reg <= icmp_ln86_reg_1361;
        icmp_ln86_reg_1361_pp0_iter2_reg <= icmp_ln86_reg_1361_pp0_iter1_reg;
        icmp_ln86_reg_1361_pp0_iter3_reg <= icmp_ln86_reg_1361_pp0_iter2_reg;
        or_ln117_1054_reg_1572 <= or_ln117_1054_fu_677_p2;
        or_ln117_1057_reg_1604 <= or_ln117_1057_fu_800_p2;
        or_ln117_1059_reg_1614 <= or_ln117_1059_fu_821_p2;
        or_ln117_1064_reg_1643 <= or_ln117_1064_fu_947_p2;
        or_ln117_1068_reg_1655 <= or_ln117_1068_fu_1034_p2;
        or_ln117_1070_reg_1665 <= or_ln117_1070_fu_1056_p2;
        or_ln117_1074_reg_1673 <= or_ln117_1074_fu_1144_p2;
        or_ln117_1076_reg_1684 <= or_ln117_1076_fu_1178_p2;
        select_ln117_1125_reg_1567 <= select_ln117_1125_fu_669_p3;
        select_ln117_1131_reg_1609 <= select_ln117_1131_fu_813_p3;
        select_ln117_1137_reg_1638 <= select_ln117_1137_fu_940_p3;
        select_ln117_1143_reg_1660 <= select_ln117_1143_fu_1048_p3;
        select_ln117_1149_reg_1679 <= select_ln117_1149_fu_1156_p3;
        select_ln117_1151_reg_1689 <= select_ln117_1151_fu_1190_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1225_p65 = 'bx;

assign agg_result_fu_1225_p66 = ((or_ln117_1077_fu_1213_p2[0:0] == 1'b1) ? select_ln117_1151_reg_1689 : 5'd31);

assign and_ln102_1118_fu_688_p2 = (xor_ln104_fu_683_p2 & icmp_ln86_1163_reg_1377_pp0_iter1_reg);

assign and_ln102_1119_fu_602_p2 = (icmp_ln86_1164_reg_1383 & and_ln102_reg_1529);

assign and_ln102_1120_fu_616_p2 = (icmp_ln86_1165_reg_1389 & and_ln104_fu_597_p2);

assign and_ln102_1121_fu_825_p2 = (icmp_ln86_1166_reg_1395_pp0_iter2_reg & and_ln102_1118_reg_1578);

assign and_ln102_1122_fu_704_p2 = (icmp_ln86_1167_reg_1401_pp0_iter1_reg & and_ln104_224_fu_698_p2);

assign and_ln102_1123_fu_632_p2 = (icmp_ln86_1168_reg_1407 & and_ln102_1119_fu_602_p2);

assign and_ln102_1124_fu_637_p2 = (icmp_ln86_1169_reg_1412 & and_ln104_225_fu_611_p2);

assign and_ln102_1125_fu_725_p2 = (icmp_ln86_1170_reg_1418_pp0_iter1_reg & and_ln102_1120_reg_1549);

assign and_ln102_1126_fu_729_p2 = (icmp_ln86_1171_reg_1424_pp0_iter1_reg & and_ln104_226_reg_1556);

assign and_ln102_1127_fu_849_p2 = (icmp_ln86_1172_reg_1430_pp0_iter2_reg & and_ln102_1121_fu_825_p2);

assign and_ln102_1128_fu_957_p2 = (icmp_ln86_1173_reg_1436_pp0_iter3_reg & and_ln104_227_reg_1627);

assign and_ln102_1129_fu_961_p2 = (icmp_ln86_1174_reg_1442_pp0_iter3_reg & and_ln102_1122_reg_1585_pp0_iter3_reg);

assign and_ln102_1130_fu_1164_p2 = (icmp_ln86_1387_reg_1448_pp0_iter5_reg & and_ln104_228_reg_1592_pp0_iter5_reg);

assign and_ln102_1131_fu_642_p2 = (icmp_ln86_1176_reg_1454 & and_ln102_1123_fu_632_p2);

assign and_ln102_1132_fu_733_p2 = (icmp_ln86_1177_reg_1459_pp0_iter1_reg & and_ln102_1124_reg_1562);

assign and_ln102_1133_fu_742_p2 = (and_ln104_225_reg_1544 & and_ln102_1146_fu_737_p2);

assign and_ln102_1134_fu_747_p2 = (icmp_ln86_1179_reg_1469_pp0_iter1_reg & and_ln102_1125_fu_725_p2);

assign and_ln102_1135_fu_859_p2 = (and_ln102_1147_fu_854_p2 & and_ln102_1120_reg_1549_pp0_iter2_reg);

assign and_ln102_1136_fu_864_p2 = (icmp_ln86_1181_reg_1479_pp0_iter2_reg & and_ln102_1126_reg_1598);

assign and_ln102_1137_fu_873_p2 = (and_ln104_226_reg_1556_pp0_iter2_reg & and_ln102_1148_fu_868_p2);

assign and_ln102_1138_fu_965_p2 = (icmp_ln86_1183_reg_1489_pp0_iter3_reg & and_ln102_1127_reg_1633);

assign and_ln102_1139_fu_974_p2 = (and_ln102_1149_fu_969_p2 & and_ln102_1121_reg_1621);

assign and_ln102_1140_fu_979_p2 = (icmp_ln86_1185_reg_1499_pp0_iter3_reg & and_ln102_1128_fu_957_p2);

assign and_ln102_1141_fu_1075_p2 = (and_ln104_227_reg_1627_pp0_iter4_reg & and_ln102_1150_fu_1070_p2);

assign and_ln102_1142_fu_1080_p2 = (icmp_ln86_1187_reg_1509_pp0_iter4_reg & and_ln102_1129_reg_1649);

assign and_ln102_1143_fu_1089_p2 = (and_ln102_1151_fu_1084_p2 & and_ln102_1122_reg_1585_pp0_iter4_reg);

assign and_ln102_1144_fu_1168_p2 = (icmp_ln86_1189_reg_1519_pp0_iter5_reg & and_ln102_1130_fu_1164_p2);

assign and_ln102_1145_fu_1208_p2 = (and_ln104_228_reg_1592_pp0_iter6_reg & and_ln102_1152_fu_1203_p2);

assign and_ln102_1146_fu_737_p2 = (xor_ln104_562_fu_720_p2 & icmp_ln86_1178_reg_1464_pp0_iter1_reg);

assign and_ln102_1147_fu_854_p2 = (xor_ln104_563_fu_839_p2 & icmp_ln86_1180_reg_1474_pp0_iter2_reg);

assign and_ln102_1148_fu_868_p2 = (xor_ln104_564_fu_844_p2 & icmp_ln86_1182_reg_1484_pp0_iter2_reg);

assign and_ln102_1149_fu_969_p2 = (xor_ln104_565_fu_952_p2 & icmp_ln86_1184_reg_1494_pp0_iter3_reg);

assign and_ln102_1150_fu_1070_p2 = (xor_ln104_566_fu_1060_p2 & icmp_ln86_1186_reg_1504_pp0_iter4_reg);

assign and_ln102_1151_fu_1084_p2 = (xor_ln104_567_fu_1065_p2 & icmp_ln86_1188_reg_1514_pp0_iter4_reg);

assign and_ln102_1152_fu_1203_p2 = (xor_ln104_568_fu_1198_p2 & icmp_ln86_1190_reg_1524_pp0_iter6_reg);

assign and_ln102_fu_586_p2 = (icmp_ln86_fu_396_p2 & icmp_ln86_1162_fu_402_p2);

assign and_ln104_224_fu_698_p2 = (xor_ln104_fu_683_p2 & xor_ln104_557_fu_693_p2);

assign and_ln104_225_fu_611_p2 = (xor_ln104_558_fu_606_p2 & and_ln102_reg_1529);

assign and_ln104_226_fu_626_p2 = (xor_ln104_559_fu_621_p2 & and_ln104_fu_597_p2);

assign and_ln104_227_fu_834_p2 = (xor_ln104_560_fu_829_p2 & and_ln102_1118_reg_1578);

assign and_ln104_228_fu_714_p2 = (xor_ln104_561_fu_709_p2 & and_ln104_224_fu_698_p2);

assign and_ln104_fu_597_p2 = (xor_ln104_556_fu_592_p2 & icmp_ln86_reg_1361);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1225_p67;

assign icmp_ln86_1162_fu_402_p2 = (($signed(p_read3_int_reg) < $signed(18'd891)) ? 1'b1 : 1'b0);

assign icmp_ln86_1163_fu_408_p2 = (($signed(p_read2_int_reg) < $signed(18'd14468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1164_fu_414_p2 = (($signed(p_read5_int_reg) < $signed(18'd79)) ? 1'b1 : 1'b0);

assign icmp_ln86_1165_fu_420_p2 = (($signed(p_read4_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign icmp_ln86_1166_fu_426_p2 = (($signed(p_read15_int_reg) < $signed(18'd118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1167_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd212416)) ? 1'b1 : 1'b0);

assign icmp_ln86_1168_fu_438_p2 = (($signed(p_read4_int_reg) < $signed(18'd66)) ? 1'b1 : 1'b0);

assign icmp_ln86_1169_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd45764)) ? 1'b1 : 1'b0);

assign icmp_ln86_1170_fu_450_p2 = (($signed(p_read3_int_reg) < $signed(18'd892)) ? 1'b1 : 1'b0);

assign icmp_ln86_1171_fu_456_p2 = (($signed(p_read10_int_reg) < $signed(18'd621)) ? 1'b1 : 1'b0);

assign icmp_ln86_1172_fu_462_p2 = (($signed(p_read7_int_reg) < $signed(18'd154)) ? 1'b1 : 1'b0);

assign icmp_ln86_1173_fu_468_p2 = (($signed(p_read7_int_reg) < $signed(18'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_1174_fu_474_p2 = (($signed(p_read11_int_reg) < $signed(18'd474)) ? 1'b1 : 1'b0);

assign icmp_ln86_1176_fu_496_p2 = (($signed(p_read18_int_reg) < $signed(18'd91425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1177_fu_502_p2 = (($signed(p_read19_int_reg) < $signed(18'd103573)) ? 1'b1 : 1'b0);

assign icmp_ln86_1178_fu_508_p2 = (($signed(p_read10_int_reg) < $signed(18'd761)) ? 1'b1 : 1'b0);

assign icmp_ln86_1179_fu_514_p2 = (($signed(p_read4_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_1180_fu_520_p2 = (($signed(p_read8_int_reg) < $signed(18'd11981)) ? 1'b1 : 1'b0);

assign icmp_ln86_1181_fu_526_p2 = (($signed(p_read19_int_reg) < $signed(18'd78808)) ? 1'b1 : 1'b0);

assign icmp_ln86_1182_fu_532_p2 = (($signed(p_read16_int_reg) < $signed(18'd330)) ? 1'b1 : 1'b0);

assign icmp_ln86_1183_fu_538_p2 = (($signed(p_read17_int_reg) < $signed(18'd95475)) ? 1'b1 : 1'b0);

assign icmp_ln86_1184_fu_544_p2 = (($signed(p_read14_int_reg) < $signed(18'd1236)) ? 1'b1 : 1'b0);

assign icmp_ln86_1185_fu_550_p2 = (($signed(p_read20_int_reg) < $signed(18'd518)) ? 1'b1 : 1'b0);

assign icmp_ln86_1186_fu_556_p2 = (($signed(p_read6_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1187_fu_562_p2 = (($signed(p_read3_int_reg) < $signed(18'd655)) ? 1'b1 : 1'b0);

assign icmp_ln86_1188_fu_568_p2 = (($signed(p_read2_int_reg) < $signed(18'd26650)) ? 1'b1 : 1'b0);

assign icmp_ln86_1189_fu_574_p2 = (($signed(p_read12_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1190_fu_580_p2 = (($signed(p_read9_int_reg) < $signed(18'd14429)) ? 1'b1 : 1'b0);

assign icmp_ln86_1387_fu_490_p2 = (($signed(tmp_fu_480_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_396_p2 = (($signed(p_read11_int_reg) < $signed(18'd473)) ? 1'b1 : 1'b0);

assign or_ln117_1054_fu_677_p2 = (and_ln102_1124_fu_637_p2 | and_ln102_1119_fu_602_p2);

assign or_ln117_1055_fu_764_p2 = (or_ln117_1054_reg_1572 | and_ln102_1133_fu_742_p2);

assign or_ln117_1056_fu_788_p2 = (and_ln102_reg_1529_pp0_iter1_reg | and_ln102_1134_fu_747_p2);

assign or_ln117_1057_fu_800_p2 = (and_ln102_reg_1529_pp0_iter1_reg | and_ln102_1125_fu_725_p2);

assign or_ln117_1058_fu_878_p2 = (or_ln117_1057_reg_1604 | and_ln102_1135_fu_859_p2);

assign or_ln117_1059_fu_821_p2 = (and_ln102_reg_1529_pp0_iter1_reg | and_ln102_1120_reg_1549);

assign or_ln117_1060_fu_890_p2 = (or_ln117_1059_reg_1614 | and_ln102_1136_fu_864_p2);

assign or_ln117_1061_fu_902_p2 = (or_ln117_1059_reg_1614 | and_ln102_1126_reg_1598);

assign or_ln117_1062_fu_914_p2 = (or_ln117_1061_fu_902_p2 | and_ln102_1137_fu_873_p2);

assign or_ln117_1063_fu_984_p2 = (icmp_ln86_reg_1361_pp0_iter3_reg | and_ln102_1138_fu_965_p2);

assign or_ln117_1064_fu_947_p2 = (icmp_ln86_reg_1361_pp0_iter2_reg | and_ln102_1127_fu_849_p2);

assign or_ln117_1065_fu_996_p2 = (or_ln117_1064_reg_1643 | and_ln102_1139_fu_974_p2);

assign or_ln117_1066_fu_1008_p2 = (icmp_ln86_reg_1361_pp0_iter3_reg | and_ln102_1121_reg_1621);

assign or_ln117_1067_fu_1020_p2 = (or_ln117_1066_fu_1008_p2 | and_ln102_1140_fu_979_p2);

assign or_ln117_1068_fu_1034_p2 = (or_ln117_1066_fu_1008_p2 | and_ln102_1128_fu_957_p2);

assign or_ln117_1069_fu_1094_p2 = (or_ln117_1068_reg_1655 | and_ln102_1141_fu_1075_p2);

assign or_ln117_1070_fu_1056_p2 = (icmp_ln86_reg_1361_pp0_iter3_reg | and_ln102_1118_reg_1578_pp0_iter3_reg);

assign or_ln117_1071_fu_1106_p2 = (or_ln117_1070_reg_1665 | and_ln102_1142_fu_1080_p2);

assign or_ln117_1072_fu_1118_p2 = (or_ln117_1070_reg_1665 | and_ln102_1129_reg_1649);

assign or_ln117_1073_fu_1130_p2 = (or_ln117_1072_fu_1118_p2 | and_ln102_1143_fu_1089_p2);

assign or_ln117_1074_fu_1144_p2 = (or_ln117_1070_reg_1665 | and_ln102_1122_reg_1585_pp0_iter4_reg);

assign or_ln117_1075_fu_1173_p2 = (or_ln117_1074_reg_1673 | and_ln102_1144_fu_1168_p2);

assign or_ln117_1076_fu_1178_p2 = (or_ln117_1074_reg_1673 | and_ln102_1130_fu_1164_p2);

assign or_ln117_1077_fu_1213_p2 = (or_ln117_1076_reg_1684 | and_ln102_1145_fu_1208_p2);

assign or_ln117_fu_752_p2 = (and_ln102_1132_fu_733_p2 | and_ln102_1119_reg_1539);

assign select_ln117_1125_fu_669_p3 = ((and_ln102_1119_fu_602_p2[0:0] == 1'b1) ? zext_ln117_129_fu_665_p1 : 3'd4);

assign select_ln117_1126_fu_757_p3 = ((or_ln117_fu_752_p2[0:0] == 1'b1) ? select_ln117_1125_reg_1567 : 3'd5);

assign select_ln117_1127_fu_769_p3 = ((or_ln117_1054_reg_1572[0:0] == 1'b1) ? select_ln117_1126_fu_757_p3 : 3'd6);

assign select_ln117_1128_fu_776_p3 = ((or_ln117_1055_fu_764_p2[0:0] == 1'b1) ? select_ln117_1127_fu_769_p3 : 3'd7);

assign select_ln117_1129_fu_793_p3 = ((and_ln102_reg_1529_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_130_fu_784_p1 : 4'd8);

assign select_ln117_1130_fu_805_p3 = ((or_ln117_1056_fu_788_p2[0:0] == 1'b1) ? select_ln117_1129_fu_793_p3 : 4'd9);

assign select_ln117_1131_fu_813_p3 = ((or_ln117_1057_fu_800_p2[0:0] == 1'b1) ? select_ln117_1130_fu_805_p3 : 4'd10);

assign select_ln117_1132_fu_883_p3 = ((or_ln117_1058_fu_878_p2[0:0] == 1'b1) ? select_ln117_1131_reg_1609 : 4'd11);

assign select_ln117_1133_fu_895_p3 = ((or_ln117_1059_reg_1614[0:0] == 1'b1) ? select_ln117_1132_fu_883_p3 : 4'd12);

assign select_ln117_1134_fu_906_p3 = ((or_ln117_1060_fu_890_p2[0:0] == 1'b1) ? select_ln117_1133_fu_895_p3 : 4'd13);

assign select_ln117_1135_fu_920_p3 = ((or_ln117_1061_fu_902_p2[0:0] == 1'b1) ? select_ln117_1134_fu_906_p3 : 4'd14);

assign select_ln117_1136_fu_928_p3 = ((or_ln117_1062_fu_914_p2[0:0] == 1'b1) ? select_ln117_1135_fu_920_p3 : 4'd15);

assign select_ln117_1137_fu_940_p3 = ((icmp_ln86_reg_1361_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln117_131_fu_936_p1 : 5'd16);

assign select_ln117_1138_fu_989_p3 = ((or_ln117_1063_fu_984_p2[0:0] == 1'b1) ? select_ln117_1137_reg_1638 : 5'd17);

assign select_ln117_1139_fu_1001_p3 = ((or_ln117_1064_reg_1643[0:0] == 1'b1) ? select_ln117_1138_fu_989_p3 : 5'd18);

assign select_ln117_1140_fu_1012_p3 = ((or_ln117_1065_fu_996_p2[0:0] == 1'b1) ? select_ln117_1139_fu_1001_p3 : 5'd19);

assign select_ln117_1141_fu_1026_p3 = ((or_ln117_1066_fu_1008_p2[0:0] == 1'b1) ? select_ln117_1140_fu_1012_p3 : 5'd20);

assign select_ln117_1142_fu_1040_p3 = ((or_ln117_1067_fu_1020_p2[0:0] == 1'b1) ? select_ln117_1141_fu_1026_p3 : 5'd21);

assign select_ln117_1143_fu_1048_p3 = ((or_ln117_1068_fu_1034_p2[0:0] == 1'b1) ? select_ln117_1142_fu_1040_p3 : 5'd22);

assign select_ln117_1144_fu_1099_p3 = ((or_ln117_1069_fu_1094_p2[0:0] == 1'b1) ? select_ln117_1143_reg_1660 : 5'd23);

assign select_ln117_1145_fu_1111_p3 = ((or_ln117_1070_reg_1665[0:0] == 1'b1) ? select_ln117_1144_fu_1099_p3 : 5'd24);

assign select_ln117_1146_fu_1122_p3 = ((or_ln117_1071_fu_1106_p2[0:0] == 1'b1) ? select_ln117_1145_fu_1111_p3 : 5'd25);

assign select_ln117_1147_fu_1136_p3 = ((or_ln117_1072_fu_1118_p2[0:0] == 1'b1) ? select_ln117_1146_fu_1122_p3 : 5'd26);

assign select_ln117_1148_fu_1148_p3 = ((or_ln117_1073_fu_1130_p2[0:0] == 1'b1) ? select_ln117_1147_fu_1136_p3 : 5'd27);

assign select_ln117_1149_fu_1156_p3 = ((or_ln117_1074_fu_1144_p2[0:0] == 1'b1) ? select_ln117_1148_fu_1148_p3 : 5'd28);

assign select_ln117_1150_fu_1183_p3 = ((or_ln117_1075_fu_1173_p2[0:0] == 1'b1) ? select_ln117_1149_reg_1679 : 5'd29);

assign select_ln117_1151_fu_1190_p3 = ((or_ln117_1076_fu_1178_p2[0:0] == 1'b1) ? select_ln117_1150_fu_1183_p3 : 5'd30);

assign select_ln117_fu_657_p3 = ((and_ln102_1123_fu_632_p2[0:0] == 1'b1) ? zext_ln117_fu_653_p1 : 2'd3);

assign tmp_fu_480_p4 = {{p_read13_int_reg[17:2]}};

assign xor_ln104_556_fu_592_p2 = (icmp_ln86_1162_reg_1372 ^ 1'd1);

assign xor_ln104_557_fu_693_p2 = (icmp_ln86_1163_reg_1377_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_558_fu_606_p2 = (icmp_ln86_1164_reg_1383 ^ 1'd1);

assign xor_ln104_559_fu_621_p2 = (icmp_ln86_1165_reg_1389 ^ 1'd1);

assign xor_ln104_560_fu_829_p2 = (icmp_ln86_1166_reg_1395_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_561_fu_709_p2 = (icmp_ln86_1167_reg_1401_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_562_fu_720_p2 = (icmp_ln86_1169_reg_1412_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_563_fu_839_p2 = (icmp_ln86_1170_reg_1418_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_564_fu_844_p2 = (icmp_ln86_1171_reg_1424_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_565_fu_952_p2 = (icmp_ln86_1172_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_566_fu_1060_p2 = (icmp_ln86_1173_reg_1436_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_567_fu_1065_p2 = (icmp_ln86_1174_reg_1442_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_568_fu_1198_p2 = (icmp_ln86_1387_reg_1448_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_683_p2 = (icmp_ln86_reg_1361_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_647_p2 = (1'd1 ^ and_ln102_1131_fu_642_p2);

assign zext_ln117_129_fu_665_p1 = select_ln117_fu_657_p3;

assign zext_ln117_130_fu_784_p1 = select_ln117_1128_fu_776_p3;

assign zext_ln117_131_fu_936_p1 = select_ln117_1136_fu_928_p3;

assign zext_ln117_fu_653_p1 = xor_ln117_fu_647_p2;

endmodule //conifer_jettag_accelerator_decision_function_44
