<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>          Lattice Mapping Report File for Design Module 'AMPELMEALY'


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-256HC -t TQFP100 -s 4 -oc Commercial
     Ampelsteuerung_Ampelsteuerung.ngd -o Ampelsteuerung_Ampelsteuerung_map.ncd
     -pr Ampelsteuerung_Ampelsteuerung.prf -mp Ampelsteuerung_Ampelsteuerung.mrp
     C:/Users/rrhar/Desktop/DT/Ampel/Ampelsteuerung.lpf -c 0 -gui
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.1.0.96
Mapped on:  06/15/18  13:44:30


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     26 out of   424 (6%)
      PFU registers:           26 out of   256 (10%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        22 out of   128 (17%)
      SLICEs as Logic/ROM:     22 out of   128 (17%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          0 out of   128 (0%)
   Number of LUT4s:         43 out of   256 (17%)
      Number of logic LUTs:       43
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      0 (0 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 9 + 4(JTAG) out of 56 (23%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       Yes
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net n807: 4 loads, 4 rising, 0 falling (Driver: I10/i725_2_lut_rep_1_3_lut
     )
     Net I5/Clk200Hz: 11 loads, 11 rising, 0 falling (Driver:
     I5/CTInst0/EFBInst_0 )
     Net I5/ClkOsc: 1 loads, 1 rising, 0 falling (Driver: I5/OscInst0 )
     Net N_4: 2 loads, 2 rising, 0 falling (Driver: I8 )
     Net N_3: 1 loads, 1 rising, 0 falling (Driver: I2 )
   Number of Clock Enables:  0
   Number of LSRs:  5
     Net n785: 1 loads, 1 LSLICEs

     Net I5/n453: 4 loads, 4 LSLICEs
     Net I5/n452: 4 loads, 4 LSLICEs
     Net VCC_net: 1 loads, 0 LSLICEs
     Net n135: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net I10/ZUST_1: 12 loads
     Net I10/ZUST_2: 11 loads
     Net I10/ZUST_0: 10 loads
     Net I10/ZUST_3: 10 loads
     Net I5/Counter.Counter3Hz_1: 6 loads
     Net I5/n6_adj_1: 6 loads
     Net I5/Counter.Counter1Hz_2: 5 loads
     Net I5/Counter.Counter3Hz_2: 5 loads
     Net I5/n452: 5 loads
     Net I5/n453: 5 loads




   Number of warnings:  0
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| PR                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CMR[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CMR[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ANF                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| KFZA[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| KFZA[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| KFZA[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| FA[0]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| FA[1]               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+






<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal N_5 was merged into signal N_6
Signal GND_net undriven or does not drive anything - clipped.
Block I7 was optimized away.
Block i1 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                I5/OscInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     I5/ClkOsc
  OSC Nominal Frequency (MHz):                      2.08

Embedded Functional Block Connection Summary:
---------------------------------------------

   Desired WISHBONE clock frequency: 50.0 MHz
   Clock source:                     NONE
   Reset source:                     NONE
   Functions mode:
      I2C #1 (Primary) Function:     DISABLED
      I2C #2 (Secondary) Function:   DISABLED
      SPI Function:                  DISABLED
      Timer/Counter Function:        ENABLED
      Timer/Counter Mode:            NO_WB
      UFM Connection:                DISABLED
      PLL0 Connection:               DISABLED
      PLL1 Connection:               DISABLED
   I2C Function Summary:
   --------------------
      None
   SPI Function Summary:
   --------------------
      None
   Timer/Counter Function Summary:
   ------------------------------
      TC_MODE:                CTCM
      TC_SCLK_SEL:            Positive Edge
      TC_CCLK_SEL:            1
      GSR:                    ENABLED
      TC_TOP_SET:             5200
      TC_OCR_SET:             32767
      TC_OC_MODE:             TOGGLE
      TC_RESETN:              ENABLED
      TC_TOP_SEL:             ON
      TC_OV_INT:              OFF
      TC_OCR_INT:             OFF
      TC_ICR_INT:             OFF

      TC_OVERFLOW:            DISABLED
      TC_ICAPTURE:            DISABLED
   UFM Function Summary:
   --------------------
      UFM Utilization:        General Purpose Flash Memory
      Available General
      Purpose Flash Memory:   0 Pages (0*128 Bits)

      EBR Blocks with Unique
      Initialization Data:    0

      WID		EBR Instance
      ---		------------



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: I5/OscInst0
         Type: OSCH
Instance Name: I5/CTInst0/EFBInst_0
         Type: EFB



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'n7'.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

Components with disabled GSR Property
-------------------------------------

These components have the GSR property set to DISABLED. The components will not
     respond to the reset signal 'n7' via the GSR component.

Type and number of components of the type:
   Register = 21

Type and instance name of component:
   Register : i348
   Register : i358
   Register : i354
   Register : I5/Counter.Clk3Hz_32
   Register : I5/Counter.Clk1Hz_34
   Register : I5/SigClk100Hz_37
   Register : I5/Counter.Counter1Hz_108__i0
   Register : I5/Counter.Counter1Hz_108__i6
   Register : I5/Counter.Counter1Hz_108__i5
   Register : I5/Counter.Counter1Hz_108__i4
   Register : I5/Counter.Counter1Hz_108__i3
   Register : I5/Counter.Counter1Hz_108__i2
   Register : I5/Counter.Counter1Hz_108__i1
   Register : I5/Counter.Counter3Hz_106__i5
   Register : I5/Counter.Counter3Hz_106__i4
   Register : I5/Counter.Counter3Hz_106__i3
   Register : I5/Counter.Counter3Hz_106__i2
   Register : I5/Counter.Counter3Hz_106__i1

   Register : I5/Counter.Counter3Hz_106__i0
   Register : i345
   Register : i351



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB

















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
