Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 20 14:06:28 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file seg7decimal_timing_summary_routed.rpt -pb seg7decimal_timing_summary_routed.pb -rpx seg7decimal_timing_summary_routed.rpx -warn_on_violation
| Design       : seg7decimal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.723        0.000                      0                  114        0.205        0.000                      0                  114        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.723        0.000                      0                  114        0.205        0.000                      0                  114        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 2.929ns (36.647%)  route 5.064ns (63.353%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.754    11.417    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.541 r  A/whichdone[7]_i_5/O
                         net (fo=14, routed)          0.889    12.430    A/whichdone[7]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.554 r  A/row2[3]_i_1/O
                         net (fo=4, routed)           0.595    13.149    A_n_14
    SLICE_X4Y15          FDRE                                         r  row2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    row2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 2.929ns (36.647%)  route 5.064ns (63.353%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.754    11.417    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.541 r  A/whichdone[7]_i_5/O
                         net (fo=14, routed)          0.889    12.430    A/whichdone[7]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.554 r  A/row2[3]_i_1/O
                         net (fo=4, routed)           0.595    13.149    A_n_14
    SLICE_X4Y15          FDRE                                         r  row2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    row2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 2.929ns (36.647%)  route 5.064ns (63.353%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.754    11.417    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.541 r  A/whichdone[7]_i_5/O
                         net (fo=14, routed)          0.889    12.430    A/whichdone[7]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.554 r  A/row2[3]_i_1/O
                         net (fo=4, routed)           0.595    13.149    A_n_14
    SLICE_X4Y15          FDRE                                         r  row2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    row2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 2.929ns (36.647%)  route 5.064ns (63.353%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.754    11.417    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.541 r  A/whichdone[7]_i_5/O
                         net (fo=14, routed)          0.889    12.430    A/whichdone[7]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.554 r  A/row2[3]_i_1/O
                         net (fo=4, routed)           0.595    13.149    A_n_14
    SLICE_X4Y15          FDRE                                         r  row2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.872    row2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.929ns (36.810%)  route 5.028ns (63.190%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          1.013    11.676    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  A/whichdone[8]_i_6/O
                         net (fo=5, routed)           0.669    12.469    A/whichdone[8]_i_6_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.593 r  A/row1[11]_i_1/O
                         net (fo=4, routed)           0.520    13.113    A_n_15
    SLICE_X5Y17          FDRE                                         r  row1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  row1_reg[10]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    row1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.929ns (36.810%)  route 5.028ns (63.190%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          1.013    11.676    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  A/whichdone[8]_i_6/O
                         net (fo=5, routed)           0.669    12.469    A/whichdone[8]_i_6_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.593 r  A/row1[11]_i_1/O
                         net (fo=4, routed)           0.520    13.113    A_n_15
    SLICE_X5Y17          FDRE                                         r  row1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  row1_reg[11]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    row1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.929ns (36.810%)  route 5.028ns (63.190%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          1.013    11.676    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  A/whichdone[8]_i_6/O
                         net (fo=5, routed)           0.669    12.469    A/whichdone[8]_i_6_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.593 r  A/row1[11]_i_1/O
                         net (fo=4, routed)           0.520    13.113    A_n_15
    SLICE_X5Y17          FDRE                                         r  row1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  row1_reg[8]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    row1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 2.929ns (36.810%)  route 5.028ns (63.190%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          1.013    11.676    A/whichdone[8]_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  A/whichdone[8]_i_6/O
                         net (fo=5, routed)           0.669    12.469    A/whichdone[8]_i_6_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.593 r  A/row1[11]_i_1/O
                         net (fo=4, routed)           0.520    13.113    A_n_15
    SLICE_X5Y17          FDRE                                         r  row1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  row1_reg[9]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    row1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.929ns (37.533%)  route 4.875ns (62.467%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.709    11.373    A/whichdone[8]_i_10_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.497 f  A/row2[11]_i_2/O
                         net (fo=5, routed)           0.730    12.227    A/row2[11]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    12.351 r  A/row1[7]_i_1/O
                         net (fo=4, routed)           0.609    12.960    A_n_16
    SLICE_X4Y18          FDRE                                         r  row1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  row1_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.868    row1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.929ns (37.533%)  route 4.875ns (62.467%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clkdiv_reg[3]/Q
                         net (fo=23, routed)          0.927     6.539    A/out[3]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.124     6.663 r  A/to_out0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.663    A/to_out0_carry__0_i_8_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.176 r  A/to_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.176    A/to_out0_carry__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.395 r  A/to_out0_carry__1/O[0]
                         net (fo=2, routed)           0.726     8.121    A/to_out0_carry__1_n_7
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.295     8.416 r  A/to_out0__15_carry_i_5/O
                         net (fo=1, routed)           0.000     8.416    A/to_out0__15_carry_i_5_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.059 r  A/to_out0__15_carry/O[3]
                         net (fo=8, routed)           1.015    10.074    A/to_out0__15_carry_n_4
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.381 r  A/whichdone[8]_i_19/O
                         net (fo=1, routed)           0.159    10.540    A/whichdone[8]_i_19_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  A/whichdone[8]_i_10/O
                         net (fo=13, routed)          0.709    11.373    A/whichdone[8]_i_10_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.497 f  A/row2[11]_i_2/O
                         net (fo=5, routed)           0.730    12.227    A/row2[11]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    12.351 r  A/row1[7]_i_1/O
                         net (fo=4, routed)           0.609    12.960    A_n_16
    SLICE_X4Y18          FDRE                                         r  row1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  row1_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.868    row1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  1.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 lol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lol_reg[1]/Q
                         net (fo=13, routed)          0.145     1.758    lol_reg__0[1]
    SLICE_X4Y15          FDRE                                         r  row2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.066     1.552    row2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.443%)  route 0.150ns (51.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lol_reg[0]/Q
                         net (fo=13, routed)          0.150     1.762    lol_reg__0[0]
    SLICE_X4Y15          FDRE                                         r  row2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  row2_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.070     1.556    row2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.265%)  route 0.157ns (52.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lol_reg[1]/Q
                         net (fo=13, routed)          0.157     1.769    lol_reg__0[1]
    SLICE_X4Y17          FDRE                                         r  row3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  row3_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.066     1.550    row3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.504%)  route 0.121ns (48.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  lol_reg[2]/Q
                         net (fo=13, routed)          0.121     1.720    lol_reg__0[2]
    SLICE_X4Y16          FDRE                                         r  row1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  row1_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.016     1.500    row1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.123%)  route 0.171ns (54.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lol_reg[1]/Q
                         net (fo=13, routed)          0.171     1.784    lol_reg__0[1]
    SLICE_X2Y17          FDRE                                         r  row3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  row3_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.052     1.559    row3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.492%)  route 0.169ns (54.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lol_reg[0]/Q
                         net (fo=13, routed)          0.169     1.781    lol_reg__0[0]
    SLICE_X4Y16          FDRE                                         r  row1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  row1_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.070     1.554    row1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 lol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.921%)  route 0.139ns (52.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  lol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  lol_reg[3]/Q
                         net (fo=13, routed)          0.139     1.738    lol_reg__0[3]
    SLICE_X4Y16          FDRE                                         r  row1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  row1_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.019     1.503    row1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    clkdiv_reg_n_0_[7]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    clkdiv_reg_n_0_[11]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    clkdiv_reg_n_0_[15]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    clkdiv_reg[12]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    btnonce_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    btnonce_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    row2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    row2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    row2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    row2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    row2_reg[11]/C



