/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [40:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [12:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_45z;
  wire [34:0] celloutsig_0_46z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  reg [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire [17:0] celloutsig_0_61z;
  wire [35:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [34:0] _00_;
  always_latch
    if (celloutsig_1_19z) _00_ = 35'h000000000;
    else if (!clkin_data[32]) _00_ = { celloutsig_0_46z[32:25], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_47z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_54z[5:1] };
  assign { celloutsig_0_62z[35], out_data[31:0], celloutsig_0_62z[2:1] } = _00_;
  assign celloutsig_0_40z = !(celloutsig_0_37z ? celloutsig_0_12z : celloutsig_0_27z);
  assign celloutsig_0_55z = !(celloutsig_0_18z[1] ? celloutsig_0_26z[8] : celloutsig_0_20z[7]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_2z[2] : celloutsig_1_1z);
  assign celloutsig_1_8z = !(celloutsig_1_2z[0] ? celloutsig_1_0z : in_data[151]);
  assign celloutsig_0_8z = !(in_data[25] ? in_data[10] : celloutsig_0_4z);
  assign celloutsig_0_28z = !(celloutsig_0_5z[0] ? celloutsig_0_16z : celloutsig_0_4z);
  assign celloutsig_0_29z = !(celloutsig_0_27z ? celloutsig_0_26z[0] : celloutsig_0_11z);
  assign celloutsig_0_41z = ~(celloutsig_0_1z | celloutsig_0_14z);
  assign celloutsig_0_38z = ~((celloutsig_0_11z | celloutsig_0_18z[7]) & (celloutsig_0_14z | celloutsig_0_34z[2]));
  assign celloutsig_0_42z = ~((celloutsig_0_37z | celloutsig_0_17z) & (celloutsig_0_25z[2] | celloutsig_0_24z));
  assign celloutsig_1_0z = ~((in_data[122] | in_data[98]) & (in_data[103] | in_data[172]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z[1] | in_data[110]) & (celloutsig_1_1z | celloutsig_1_2z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_9z[7]) & (in_data[82] | in_data[92]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z[5] | celloutsig_0_3z[9]) & (celloutsig_0_1z | celloutsig_0_10z));
  assign celloutsig_0_2z = ~((in_data[10] | celloutsig_0_0z[11]) & (celloutsig_0_0z[0] | celloutsig_0_1z));
  assign celloutsig_0_4z = celloutsig_0_3z[1] | celloutsig_0_2z;
  assign celloutsig_0_11z = celloutsig_0_3z[2] | celloutsig_0_4z;
  assign celloutsig_0_49z = celloutsig_0_32z ^ celloutsig_0_45z[2];
  assign celloutsig_1_1z = in_data[105] ^ celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_15z ^ celloutsig_1_10z;
  assign celloutsig_0_16z = celloutsig_0_11z ^ celloutsig_0_8z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_1z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z ^ celloutsig_0_0z[2]);
  assign celloutsig_0_33z = in_data[49:44] / { 1'h1, celloutsig_0_30z[0], celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_45z = celloutsig_0_3z[10:7] / { 1'h1, celloutsig_0_33z[4:3], celloutsig_0_6z };
  assign celloutsig_0_61z = { celloutsig_0_33z[4:0], celloutsig_0_55z, celloutsig_0_42z, celloutsig_0_49z, celloutsig_0_60z, celloutsig_0_22z, celloutsig_0_8z } / { 1'h1, celloutsig_0_0z[39:24], celloutsig_0_23z };
  assign celloutsig_0_31z = ! celloutsig_0_9z[9:4];
  assign celloutsig_0_37z = ! celloutsig_0_33z;
  assign celloutsig_0_17z = ! { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_36z = celloutsig_0_29z & ~(celloutsig_0_14z);
  assign celloutsig_1_7z = celloutsig_1_6z[6] & ~(in_data[178]);
  assign celloutsig_1_11z = celloutsig_1_2z[1] & ~(celloutsig_1_10z);
  assign celloutsig_1_14z = celloutsig_1_12z & ~(celloutsig_1_8z);
  assign celloutsig_1_15z = celloutsig_1_10z & ~(celloutsig_1_1z);
  assign celloutsig_0_1z = in_data[81] & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_15z = celloutsig_0_11z & ~(celloutsig_0_13z);
  assign celloutsig_0_19z = celloutsig_0_6z & ~(celloutsig_0_18z[0]);
  assign celloutsig_0_22z = celloutsig_0_1z & ~(celloutsig_0_9z[7]);
  assign celloutsig_0_23z = celloutsig_0_16z & ~(celloutsig_0_2z);
  assign celloutsig_0_34z = { celloutsig_0_9z[9:2], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_31z } % { 1'h1, celloutsig_0_30z[2], celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_3z[7:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_15z } % { 1'h1, celloutsig_0_0z[16:2] };
  assign celloutsig_0_25z = celloutsig_0_20z[9:7] % { 1'h1, in_data[74:73] };
  assign celloutsig_1_6z = { in_data[119:114], celloutsig_1_3z, celloutsig_1_0z } | { in_data[114:110], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_30z = { celloutsig_0_18z[5:2], celloutsig_0_19z, celloutsig_0_29z } | { celloutsig_0_5z[4:0], celloutsig_0_10z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_10z = ~^ celloutsig_1_5z[6:4];
  assign celloutsig_1_12z = ~^ { in_data[132:127], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z[3:2], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_3z[10:8], celloutsig_0_7z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_18z[9:7], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_39z = ^ { celloutsig_0_34z[9:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_50z = ^ { celloutsig_0_18z[15:14], celloutsig_0_34z };
  assign celloutsig_0_7z = ^ in_data[52:48];
  assign celloutsig_0_24z = ^ { in_data[69:65], celloutsig_0_23z };
  assign celloutsig_0_27z = ^ { celloutsig_0_5z[5:1], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_46z = { celloutsig_0_9z[9:2], celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_24z } <<< { celloutsig_0_0z[32:14], celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[128:127], celloutsig_1_0z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_60z = celloutsig_0_3z[10:3] >>> { in_data[58:57], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_50z };
  assign celloutsig_1_5z = { in_data[165:161], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } >>> { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[108:101], celloutsig_1_0z, celloutsig_1_0z } >>> { celloutsig_1_5z[7:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[69:29] ^ in_data[95:55];
  assign celloutsig_0_47z = { celloutsig_0_34z[9:1], celloutsig_0_21z } ^ celloutsig_0_3z[9:0];
  assign celloutsig_0_26z = { in_data[63:55], celloutsig_0_24z, celloutsig_0_16z } ^ celloutsig_0_20z[12:2];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[30:19], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_5z = { in_data[21:18], celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_9z = in_data[36:24];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 13'h0000;
    else if (clkin_data[32]) celloutsig_0_20z = { celloutsig_0_5z[5], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z };
  assign { celloutsig_0_54z[4], celloutsig_0_54z[5], celloutsig_0_54z[3], celloutsig_0_54z[1], celloutsig_0_54z[2] } = { celloutsig_0_49z, celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_11z } ^ { celloutsig_0_46z[31], celloutsig_0_46z[32], celloutsig_0_46z[30], celloutsig_0_42z, celloutsig_0_17z };
  assign celloutsig_0_54z[0] = 1'h0;
  assign { celloutsig_0_62z[34:3], celloutsig_0_62z[0] } = { out_data[31:0], 1'h0 };
  assign { out_data[128], out_data[96], out_data[49:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z };
endmodule
