
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog hardware/synthesis_trap/thiele_solver.v; synth -top thiele_solver; stat; write_json /workspace/The-Thiele-Machine/hardware/synthesis_trap/thiele_solver.json' --

1. Executing Verilog-2005 frontend: hardware/synthesis_trap/thiele_solver.v
Parsing Verilog input from `hardware/synthesis_trap/thiele_solver.v' to AST representation.
Generating RTLIL representation for module `\thiele_solver'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \thiele_solver

2.1.2. Analyzing design hierarchy..
Top module:  \thiele_solver
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$82 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$77 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$72 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$67 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$62 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$57 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$52 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$47 in module thiele_solver.
Marked 1 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:0$42 in module thiele_solver.
Marked 3 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_solver.v:66$40 in module thiele_solver.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 27 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~12 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:49$18.$result[1:0]$86
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:50$17.$result[1:0]$81
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:51$16.$result[1:0]$76
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:52$15.$result[1:0]$71
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:53$14.$result[1:0]$66
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:54$13.$result[1:0]$61
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:55$12.$result[1:0]$56
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:56$11.$result[1:0]$51
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.
     1/1: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:57$10.$result[1:0]$46
Creating decoders for process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
     1/5: $0\state[0:0]
     2/5: $0\mu_cost[7:0]
     3/5: $0\colouring[17:0]
     4/5: $0\success[0:0]
     5/5: $0\done[0:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:49$9.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:49$18.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:49$18.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:50$8.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:50$17.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:50$17.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:51$7.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:51$16.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:51$16.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:52$6.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:52$15.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:52$15.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:53$5.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:53$14.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:53$14.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:54$4.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:54$13.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:54$13.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:55$3.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:55$12.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:55$12.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:56$2.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:56$11.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:56$11.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:57$1.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:57$10.$result' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.
No latch inferred for signal `\thiele_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_solver.v:57$10.mask' from process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\thiele_solver.\done' using process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
  created $adff cell `$procdff$159' with positive edge clock and positive level reset.
Creating register for signal `\thiele_solver.\success' using process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
  created $adff cell `$procdff$160' with positive edge clock and positive level reset.
Creating register for signal `\thiele_solver.\colouring' using process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
  created $adff cell `$procdff$161' with positive edge clock and positive level reset.
Creating register for signal `\thiele_solver.\mu_cost' using process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `\thiele_solver.\state' using process `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
  created $adff cell `$procdff$163' with positive edge clock and positive level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$82'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$77'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$72'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$67'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$62'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$57'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$52'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$47'.
Found and cleaned up 1 empty switch in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:0$42'.
Found and cleaned up 3 empty switches in `\thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
Removing empty process `thiele_solver.$proc$hardware/synthesis_trap/thiele_solver.v:66$40'.
Cleaned up 12 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.
<suppressed ~58 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 3 unused cells and 121 unused wires.
<suppressed ~4 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module thiele_solver...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$125: \state -> 1'0
      Replacing known input bits on port B of cell $procmux$123: \state -> 1'1
      Replacing known input bits on port A of cell $procmux$128: \state -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
    New ctrl vector for $pmux cell $procmux$125: $auto$opt_reduce.cc:134:opt_pmux$165
  Optimizing cells in module \thiele_solver.
Performed a total of 1 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.
<suppressed ~2 debug messages>

2.6.16. Rerunning OPT passes. (Maybe there is more to do..)

2.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.6.20. Executing OPT_DFF pass (perform DFF optimizations).

2.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.6.23. Rerunning OPT passes. (Maybe there is more to do..)

2.6.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.6.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.6.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.6.27. Executing OPT_DFF pass (perform DFF optimizations).

2.6.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.6.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.6.30. Finished OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking thiele_solver.colouring as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking thiele_solver.mu_cost as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$162 ($adff) from module thiele_solver (D = 8'00010111, Q = \mu_cost).
Adding EN signal on $procdff$161 ($adff) from module thiele_solver (D = 18'100100100100100100, Q = \colouring).
Adding EN signal on $procdff$160 ($adff) from module thiele_solver (D = $0\success[0:0], Q = \success).
Adding EN signal on $procdff$159 ($adff) from module thiele_solver (D = $0\done[0:0], Q = \done).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$171 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$166 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$166 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$166 ($adffe) from module thiele_solver.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$166 ($adffe) from module thiele_solver.

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.
<suppressed ~6 debug messages>

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.8.16. Rerunning OPT passes. (Maybe there is more to do..)

2.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.8.20. Executing OPT_DFF pass (perform DFF optimizations).

2.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.8.23. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from FF cell thiele_solver.$auto$ff.cc:266:slice$190 ($adffe).
Removed top 3 bits (of 4) from FF cell thiele_solver.$auto$ff.cc:266:slice$191 ($adffe).

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module thiele_solver:
  created 0 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.14.9. Finished OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.
<suppressed ~3 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \thiele_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \thiele_solver.
Performed a total of 0 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.19.10. Finished OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
No more expansions possible.
<suppressed ~80 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.
<suppressed ~2 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\thiele_solver' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 2 inputs and 3 outputs.

2.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_solver.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\thiele_solver'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_solver..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).

2.24.1. Analyzing design hierarchy..
Top module:  \thiele_solver

2.24.2. Analyzing design hierarchy..
Top module:  \thiele_solver
Removed 0 unused modules.

2.25. Printing statistics.

=== thiele_solver ===

   Number of wires:                 29
   Number of wire bits:            106
   Number of public wires:          27
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_DFFE_PP0P_                    2
     $_DFF_PP0_                      1
     $_NAND_                         1

2.26. Executing CHECK pass (checking for obvious problems).
Checking module thiele_solver...
Found and reported 0 problems.

3. Printing statistics.

=== thiele_solver ===

   Number of wires:                 29
   Number of wire bits:            106
   Number of public wires:          27
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_DFFE_PP0P_                    2
     $_DFF_PP0_                      1
     $_NAND_                         1

4. Executing JSON backend.

End of script. Logfile hash: f54bdbf1c6, CPU: user 0.17s system 0.03s, MEM: 13.29 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 42% 1x abc (0 sec), 13% 3x read_verilog (0 sec), ...
