{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 11:24:37 2009 " "Info: Processing started: Tue Dec 22 11:24:37 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pld -c pld " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "pld EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"pld\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc:adc_m\|un15_AD_CLK_0_a2_0_a2_0_ " "Info: Destination node adc:adc_m\|un15_AD_CLK_0_a2_0_a2_0_" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 7887 33 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "adc:adc_m\|un15_AD_CLK_0_a2_0_a2_0" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { adc:adc_m|un15_AD_CLK_0_a2_0_a2_0 } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { adc:adc_m|un15_AD_CLK_0_a2_0_a2_0 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10639 12 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { clk } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { clk } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wigend_In:wigend_in1\|wil_clk_i  " "Info: Automatically promoted node Wigend_In:wigend_in1\|wil_clk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 156 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In:wigend_in1\|wil_clk_i" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Wigend_In:wigend_in1|wil_clk_i } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Wigend_In:wigend_in1|wil_clk_i } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wigend_In_1:wigend_in2\|wil_clk_i  " "Info: Automatically promoted node Wigend_In_1:wigend_in2\|wil_clk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 1828 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_1:wigend_in2\|wil_clk_i" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Wigend_In_1:wigend_in2|wil_clk_i } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Wigend_In_1:wigend_in2|wil_clk_i } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wigend_In_2:wigend_in3\|wil_clk_i  " "Info: Automatically promoted node Wigend_In_2:wigend_in3\|wil_clk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 3511 17 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Wigend_In_2:wigend_in3\|wil_clk_i" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Wigend_In_2:wigend_in3|wil_clk_i } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Wigend_In_2:wigend_in3|wil_clk_i } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button:Button_FQ\|Button_FQ_clk_1k  " "Info: Automatically promoted node Button:Button_FQ\|Button_FQ_clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button:Button_FQ\|clk_1k_1_cZ " "Info: Destination node Button:Button_FQ\|clk_1k_1_cZ" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9035 16 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|clk_1k_1" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Button:Button_FQ|clk_1k_1 } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Button:Button_FQ|clk_1k_1 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9002 24 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button:Button_FQ\|Button_FQ_clk_1k" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Button:Button_FQ|Button_FQ_clk_1k } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Button:Button_FQ|Button_FQ_clk_1k } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button_1:Button_FW\|Button_FW_clk_1k  " "Info: Automatically promoted node Button_1:Button_FW\|Button_FW_clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button_1:Button_FW\|clk_1k_1_cZ " "Info: Destination node Button_1:Button_FW\|clk_1k_1_cZ" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9842 16 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|clk_1k_1" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Button_1:Button_FW|clk_1k_1 } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Button_1:Button_FW|clk_1k_1 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 9809 24 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Button_1:Button_FW\|Button_FW_clk_1k" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { Button_1:Button_FW|Button_FW_clk_1k } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { Button_1:Button_FW|Button_FW_clk_1k } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_irq_reg_0_a2_0  " "Info: Automatically promoted node rst_irq_reg_0_a2_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "configure_3__Z " "Info: Destination node configure_3__Z" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10714 22 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "configure\[3\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { configure[3] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { configure[3] } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10756 26 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "rst_irq_reg_0_a2_0" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { rst_irq_reg_0_a2_0 } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { rst_irq_reg_0_a2_0 } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.661 ns register register " "Info: Estimated most critical path is register to register delay of 3.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc:adc_m\|ADcnt\[4\] 1 REG LAB_X12_Y6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y6; Fanout = 6; REG Node = 'adc:adc_m\|ADcnt\[4\]'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { adc:adc_m|ADcnt[4] } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 7916 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.664 ns) 0.887 ns adc:adc_m\|ADdata6_0_a2_0_a2_a 2 COMB LAB_X12_Y6 1 " "Info: 2: + IC(0.223 ns) + CELL(0.664 ns) = 0.887 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'adc:adc_m\|ADdata6_0_a2_0_a2_a'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.887 ns" { adc:adc_m|ADcnt[4] adc:adc_m|ADdata6_0_a2_0_a2_a } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 7922 27 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.152 ns) + CELL(0.664 ns) 1.703 ns adc:adc_m\|ADdata6_0_a2_0_a2 3 COMB LAB_X12_Y6 8 " "Info: 3: + IC(0.152 ns) + CELL(0.664 ns) = 1.703 ns; Loc. = LAB_X12_Y6; Fanout = 8; COMB Node = 'adc:adc_m\|ADdata6_0_a2_0_a2'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "0.816 ns" { adc:adc_m|ADdata6_0_a2_0_a2_a adc:adc_m|ADdata6_0_a2_0_a2 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 7919 25 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.872 ns) 3.661 ns adc:adc_m\|ADdata_7 4 REG LAB_X12_Y7 1 " "Info: 4: + IC(1.086 ns) + CELL(0.872 ns) = 3.661 ns; Loc. = LAB_X12_Y7; Fanout = 1; REG Node = 'adc:adc_m\|ADdata_7'" {  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "1.958 ns" { adc:adc_m|ADdata6_0_a2_0_a2 adc:adc_m|ADdata_7 } "NODE_NAME" } "" } } { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 7895 18 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns 60.09 % " "Info: Total cell delay = 2.200 ns ( 60.09 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.461 ns 39.91 % " "Info: Total interconnect delay = 1.461 ns ( 39.91 % )" {  } {  } 0}  } { { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "3.661 ns" { adc:adc_m|ADcnt[4] adc:adc_m|ADdata6_0_a2_0_a2_a adc:adc_m|ADdata6_0_a2_0_a2 adc:adc_m|ADdata_7 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 7 " "Info: Average interconnect usage is 4% of the available device resources. Peak interconnect usage is 7%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C5T144C8 " "Warning: Timing characteristics of device EP2C5T144C8 are preliminary" {  } {  } 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "nWAIT 0 " "Warning: Pin \"nWAIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WIL_OUT\[0\] 0 " "Warning: Pin \"WIL_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WIL_OUT\[1\] 0 " "Warning: Pin \"WIL_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRQ 0 " "Warning: Pin \"IRQ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED1 0 " "Warning: Pin \"EXP_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED2 0 " "Warning: Pin \"EXP_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED3 0 " "Warning: Pin \"EXP_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED4 0 " "Warning: Pin \"EXP_LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_LCD 0 " "Warning: Pin \"SW_LCD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD1 0 " "Warning: Pin \"SW_CCD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD2 0 " "Warning: Pin \"SW_CCD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD3 0 " "Warning: Pin \"SW_CCD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CLK 0 " "Warning: Pin \"AD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CS 0 " "Warning: Pin \"AD_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO1 0 " "Warning: Pin \"GIO1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO2 0 " "Warning: Pin \"GIO2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO3 0 " "Warning: Pin \"GIO3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO4 0 " "Warning: Pin \"GIO4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[0\] 0 " "Warning: Pin \"KEYout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[1\] 0 " "Warning: Pin \"KEYout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[2\] 0 " "Warning: Pin \"KEYout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[3\] 0 " "Warning: Pin \"KEYout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[0\] 0 " "Warning: Pin \"test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[1\] 0 " "Warning: Pin \"test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Warning: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Warning: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Warning: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Warning: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Warning: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Warning: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Warning: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Warning: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0}  } {  } 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "nWAIT 0 " "Warning: Pin \"nWAIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WIL_OUT\[0\] 0 " "Warning: Pin \"WIL_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WIL_OUT\[1\] 0 " "Warning: Pin \"WIL_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRQ 0 " "Warning: Pin \"IRQ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED1 0 " "Warning: Pin \"EXP_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED2 0 " "Warning: Pin \"EXP_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED3 0 " "Warning: Pin \"EXP_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXP_LED4 0 " "Warning: Pin \"EXP_LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_LCD 0 " "Warning: Pin \"SW_LCD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD1 0 " "Warning: Pin \"SW_CCD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD2 0 " "Warning: Pin \"SW_CCD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "SW_CCD3 0 " "Warning: Pin \"SW_CCD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CLK 0 " "Warning: Pin \"AD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CS 0 " "Warning: Pin \"AD_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO1 0 " "Warning: Pin \"GIO1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO2 0 " "Warning: Pin \"GIO2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO3 0 " "Warning: Pin \"GIO3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "GIO4 0 " "Warning: Pin \"GIO4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[0\] 0 " "Warning: Pin \"KEYout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[1\] 0 " "Warning: Pin \"KEYout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[2\] 0 " "Warning: Pin \"KEYout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "KEYout\[3\] 0 " "Warning: Pin \"KEYout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[0\] 0 " "Warning: Pin \"test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[1\] 0 " "Warning: Pin \"test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Warning: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Warning: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Warning: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Warning: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Warning: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Warning: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Warning: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Warning: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0}  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: The following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nWAIT GND " "Info: Pin nWAIT has GND driving its datain port" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10641 47 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "nWAIT" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { nWAIT } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { nWAIT } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: The following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "data_1_0_a2 " "Info: The following pins have the same output enable: data_1_0_a2" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[0\] LVTTL " "Info: Type bidirectional pin data\[0\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[0] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[1\] LVTTL " "Info: Type bidirectional pin data\[1\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[1] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[2\] LVTTL " "Info: Type bidirectional pin data\[2\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[2] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[3\] LVTTL " "Info: Type bidirectional pin data\[3\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[3] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[4\] LVTTL " "Info: Type bidirectional pin data\[4\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[4] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[5\] LVTTL " "Info: Type bidirectional pin data\[5\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[5] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[6\] LVTTL " "Info: Type bidirectional pin data\[6\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[6] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional data\[7\] LVTTL " "Info: Type bidirectional pin data\[7\] uses the LVTTL I/O standard" {  } { { "../Syn/fpga/pld.vqm" "" { Text "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/Syn/fpga/pld.vqm" 10646 51 0 } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" "" { Report "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/db/pld.quartus_db" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/" "" "" { data[7] } "NODE_NAME" } "" } } { "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" { Floorplan "D:/project/IRISking/ikemb-0002/project/hardware/FPGA/pld/pld.fld" "" "" { data[7] } "NODE_NAME" } }  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 11:24:47 2009 " "Info: Processing ended: Tue Dec 22 11:24:47 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0}  } {  } 0}
