# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jan 29 09:47:01 2019


##### DESIGN INFO #######################################################

Top View:                "Digital_THM"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                     Requested     Requested     Clock                              Clock                     Clock
Clock                                     Frequency     Period        Type                               Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------
Digital_THM|clk                           1.0 MHz       1000.000      inferred                           Autoconstr_clkgroup_0     15   
SHT20_Driver|clk_400khz_derived_clock     1.0 MHz       1000.000      derived (from Digital_THM|clk)     Autoconstr_clkgroup_0     155  
Segment_scan|clk_40khz_derived_clock      1.0 MHz       1000.000      derived (from Digital_THM|clk)     Autoconstr_clkgroup_0     31   
========================================================================================================================================
