This NASA technology provides SpaceWire design users with support for executing remote memory access protocol (RMAP) read and write commands. The target IP core is a VHDL description suitable for implementation in a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC).