# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.000128 1024 0.24 2250 166912 15.6734 8.44186 428.399 261.201 713.885 714.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.000128 1024 0.24 2250 167040 15.7355 8.47296 506.513 261.389 792.28 792.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.000128 1024 0.24 2250 166400 15.697 8.44813 524.441 261.156 809.904 810.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.000128 1024 0.24 2250 167424 15.7069 9.00502 492.233 262.147 779.26 779.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.000128 1024 0.24 2250 168000 15.7612 8.49488 500.284 262.112 786.817 786.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.000128 1024 0.24 2250 164864 15.7024 8.41629 504.876 259.896 789.059 789.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.000128 1024 0.24 2250 165120 15.7717 8.4432 508.585 260.551 793.525 793.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.000128 1024 0.24 2250 165888 15.7503 8.44186 492.588 261.468 778.415 778.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.000128 1024 0.24 2250 165888 15.6379 8.41114 497.771 260.159 782.142 782.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.000128 1024 0.24 2250 163200 15.662 8.36989 526.61 258.105 808.909 809.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.000128 1024 0.24 2250 163840 15.6287 8.3657 616.259 258.862 899.28 899.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 0.000128 1024 0.24 2250 167936 15.6678 8.45619 433.039 261.735 719.069 719.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 0.000128 1024 0.24 2250 167680 15.7645 8.48544 438.312 262.237 724.97 725.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.000128 1024 0.24 2250 167424 15.7249 8.47261 435.66 261.829 721.86 721.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.000128 1024 0.24 2250 166656 15.7328 8.45827 444.327 260.976 729.662 729.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.000128 1024 0.24 2250 166912 15.6685 8.44026 439.832 261.122 725.233 725.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.000128 1024 0.24 2250 167040 15.7302 8.46963 518.173 261.34 803.879 804.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.000128 1024 0.24 2250 166400 15.7028 8.45565 502.315 261.187 787.841 787.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.000128 1024 0.24 2250 167424 15.678 8.4639 540.171 262.088 826.566 826.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.000128 1024 0.24 2250 168000 15.7509 8.49722 537.844 262.292 824.547 824.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.000128 1024 0.24 2250 164864 15.6832 8.40909 530.134 260.068 814.452 814.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.000128 1024 0.24 2250 165120 15.766 8.43616 520.58 260.373 805.319 805.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.000128 1024 0.24 2250 165888 15.7506 8.44538 503.023 261.504 788.9 789.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.000128 1024 0.24 2250 165888 15.6347 8.40909 588.837 259.946 872.991 873.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.000128 1024 0.24 2250 163200 15.6647 8.3679 583.132 258.155 865.489 865.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.000128 1024 0.24 2250 163840 15.6337 8.37178 531.823 258.918 814.911 815.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 0.000128 1024 0.24 2260 167424 15.7034 8.45824 412.95 262.057 699.338 699.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 0.000128 1024 0.24 2260 167680 15.7526 8.49024 466.079 262.19 752.678 752.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.000128 1024 0.24 2260 167424 15.7268 8.46819 431.922 261.87 718.16 718.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.000128 1024 0.24 2260 166656 15.72 8.46202 438.105 261.144 723.6 723.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.000128 1024 0.24 2260 166912 15.656 8.44278 426.542 261.374 712.177 712.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.000128 1024 0.24 2260 167040 15.7179 8.47075 546.688 261.537 832.577 832.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.000128 1024 0.24 2260 165888 15.6321 8.42109 379.038 260.065 663.319 663.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.000128 1024 0.24 2260 166400 15.6932 8.45296 521.698 261.118 807.124 807.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.000128 1024 0.24 2260 166400 15.6948 8.45005 367.804 261.289 653.407 653.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.000128 1024 0.24 2260 167424 15.6819 8.46557 490.688 262.141 777.142 777.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.000128 1024 0.24 2260 165888 15.6246 8.41114 351.148 259.968 635.314 635.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.000128 1024 0.24 2260 166400 15.8897 8.49568 512.608 262.318 799.48 799.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.000128 1024 0.24 2260 163200 15.6614 8.37485 355.424 257.914 637.541 637.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.000128 1024 0.24 2260 164864 15.6943 8.42138 648.819 259.861 932.96 933.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.000128 1024 0.24 2260 164864 15.6831 8.41306 423.201 260.224 707.693 707.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.000128 1024 0.24 2260 165120 15.7718 8.44096 621.124 260.619 906.122 906.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.000128 1024 0.24 2260 161280 15.7748 8.35926 412.235 258.128 694.657 694.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.000128 1024 0.24 2260 165888 15.7524 8.44048 604.19 261.496 890.041 890.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.000128 1024 0.24 2260 163840 15.6399 8.36813 403.938 258.921 687.031 687.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.000128 1024 0.24 2260 165888 15.628 8.41098 527.868 262.454 814.528 814.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.000128 1024 0.24 2260 159744 15.6933 8.27008 359.489 256.351 639.973 640.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.000128 1024 0.24 2260 163200 15.6569 8.36832 543.461 258.102 825.763 825.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 0.000128 1024 0.24 2260 160000 15.8848 8.36355 383.435 258.393 666.245 666.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 0.000128 1024 0.24 2256 167424 15.6881 8.45658 406.909 261.845 693.062 693.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 0.000128 1024 0.24 2256 167680 15.7614 8.48282 432.462 262.18 719.057 719.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.000128 1024 0.24 2256 167424 15.7094 8.47264 426.913 261.833 713.103 713.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 0.000128 1024 0.24 2256 167424 15.6894 8.46269 275.064 261.895 561.273 561.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.000128 1024 0.24 2256 166656 15.7084 8.45414 489.51 261.232 775.072 775.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.000128 1024 0.24 2256 164864 15.69 8.41542 308.492 259.898 592.663 592.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.000128 1024 0.24 2256 166912 15.6521 8.44186 456.339 261.376 741.975 742.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.000128 1024 0.24 2256 165888 15.7529 8.44259 298.229 261.245 583.837 583.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.000128 1024 0.24 2256 167040 15.725 8.47872 523.67 261.596 809.637 809.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.000128 1024 0.24 2256 165888 15.6384 8.42342 365.823 260.149 650.205 650.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.000128 1024 0.24 2256 166400 15.6952 8.45619 493.634 261.118 779.07 779.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.000128 1024 0.24 2256 166400 15.6922 8.44928 356.175 261.331 641.81 641.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.000128 1024 0.24 2256 167424 15.6819 8.46848 637.383 262.143 923.839 923.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.000128 1024 0.24 2256 165888 15.6349 8.40704 404.963 260.201 689.369 689.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.000128 1024 0.24 2256 166400 15.8871 8.50125 625.914 262.271 912.742 912.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.000128 1024 0.24 2256 163200 15.6631 8.37296 414.876 258.105 697.182 697.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.000128 1024 0.24 2256 164864 15.6927 8.41693 604.804 260.05 889.13 889.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.000128 1024 0.24 2256 164864 15.6878 8.41318 401.482 260.244 685.993 686.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.000128 1024 0.24 2256 165120 15.7621 8.43587 590.556 260.322 875.247 875.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.000128 1024 0.24 2256 161280 15.7787 8.35536 375.118 258.182 657.6 657.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.000128 1024 0.24 2256 165888 15.7522 8.46042 566.295 261.285 851.961 852.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.000128 1024 0.24 2256 163840 15.636 8.37357 378.576 258.646 661.403 661.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 0.000128 1024 0.24 2250 167424 15.6857 8.45616 459.091 261.847 745.246 745.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 0.000128 1024 0.24 2250 167680 15.7596 8.48077 414.693 262.207 701.302 701.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 0.000128 1024 0.24 2250 166400 15.6982 8.4575 266.974 261.182 552.481 552.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.000128 1024 0.24 2250 167424 15.7136 8.47162 440.493 262.086 726.93 727.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 0.000128 1024 0.24 2250 167424 15.702 8.4681 285.943 261.84 572.122 572.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.000128 1024 0.24 2250 166656 15.7031 8.45661 467.919 260.976 753.22 753.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.000128 1024 0.24 2250 164864 15.6949 8.4176 295.849 260.099 580.223 580.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.000128 1024 0.24 2250 166912 15.6522 8.4376 479.577 261.161 764.991 765.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.000128 1024 0.24 2250 165888 15.7569 8.44445 309.211 261.496 595.077 595.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.000128 1024 0.24 2250 167040 15.7187 8.47462 520.859 261.598 806.811 806.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.000128 1024 0.24 2250 165888 15.6309 8.42298 373.848 260.123 658.185 658.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.000128 1024 0.24 2250 166400 15.6968 8.45619 504.188 261.425 789.933 790.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.000128 1024 0.24 2250 166400 15.6972 8.6465 356.495 261.289 642.299 642.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.000128 1024 0.24 2250 167424 15.6837 8.4609 619.458 262.145 905.913 906.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.000128 1024 0.24 2250 165888 15.6388 8.41149 410.607 259.958 694.781 694.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.000128 1024 0.24 2250 166400 15.887 8.51325 614.595 262.074 901.234 901.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.000128 1024 0.24 2250 163200 15.6559 8.37018 406.583 258.163 688.933 689.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.000128 1024 0.24 2250 164864 15.6915 8.41715 593.078 259.899 877.248 877.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.000128 1024 0.24 2250 164864 15.6746 8.40752 389.798 260.001 674.045 674.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.000128 1024 0.24 2250 165120 15.7631 8.42931 573.382 260.813 858.551 858.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.000128 1024 0.24 2250 161280 15.7685 8.35174 372.888 258.207 655.376 655.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.000128 1024 0.24 2250 165888 15.7459 8.44826 553.809 261.286 839.455 839.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.000128 1024 0.24 2250 163840 15.6454 8.36685 383.705 258.712 666.595 666.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 0.000128 1024 0.24 2272 167424 15.6934 8.45936 404.981 261.803 691.104 691.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 0.000128 1024 0.24 2272 166912 15.6578 8.44182 260.925 261.376 546.573 546.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 0.000128 1024 0.24 2272 167680 15.7678 8.48723 415.686 262.211 702.326 702.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 0.000128 1024 0.24 2272 166400 15.7089 8.45171 265.521 261.18 551.028 551.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.000128 1024 0.24 2272 167424 15.7035 8.47462 449.166 262.019 735.531 735.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 0.000128 1024 0.24 2272 167424 15.6853 8.46787 290.928 262.116 577.368 577.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.000128 1024 0.24 2272 166656 15.7074 8.45824 443.287 263.535 731.158 731.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.000128 1024 0.24 2272 164864 15.6872 8.41728 279.787 259.848 563.904 564.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 0.000128 1024 0.24 2272 163968 15.8314 8.43427 230.771 259.973 515.179 515.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.000128 1024 0.24 2272 166912 15.6516 8.44752 436.391 261.165 721.825 721.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.000128 1024 0.24 2272 165888 15.7428 8.4481 282.936 261.226 568.522 568.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.000128 1024 0.24 2272 165888 15.6344 8.40976 237.236 260.155 521.603 521.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.000128 1024 0.24 2272 167040 15.7144 8.47651 638.219 261.39 923.971 924.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.000128 1024 0.24 2272 165888 15.6397 8.42342 405.19 259.939 689.355 689.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.000128 1024 0.24 2272 165888 15.6942 8.4376 336.794 259.96 621.049 621.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.000128 1024 0.24 2272 166400 15.7046 8.46029 595.604 261.171 881.106 881.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.000128 1024 0.24 2272 166400 15.7083 8.452 401.558 261.299 687.179 687.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.000128 1024 0.24 2272 161280 15.777 8.35603 323.973 257.956 606.226 606.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.000128 1024 0.24 2272 167424 15.6853 8.47878 569.547 261.894 855.769 855.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.000128 1024 0.24 2272 165888 15.6409 8.41114 367.692 260.206 652.12 652.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.000128 1024 0.24 2272 165888 15.6244 8.42112 320.82 260.101 605.14 605.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.000128 1024 0.24 2272 166400 15.8786 8.4992 558.876 262.294 845.714 845.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.000128 1024 0.24 2272 163200 15.6616 8.3672 378.606 258.155 660.948 661.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.000128 1024 0.24 2272 163200 15.6976 8.37965 317.703 258.298 600.239 600.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.000128 1024 0.24 2272 164864 15.6932 8.41933 533.645 260.101 818.032 818.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.000128 1024 0.24 2272 164864 15.6918 8.41162 373.43 260.226 657.925 658.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.000128 1024 0.24 2272 161280 16.0371 8.43213 303.381 260.126 588.14 588.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.000128 1024 0.24 2272 165120 15.7652 8.43981 520.531 262.877 807.781 807.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.000128 1024 0.24 2272 161280 15.7805 8.35728 368.11 258.15 650.572 650.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.000128 1024 0.24 2272 161280 15.562 8.2577 307.267 255.548 586.802 586.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.000128 1024 0.24 2272 165888 15.7555 8.44301 532.536 261.501 818.399 818.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.000128 1024 0.24 2272 163840 15.6328 8.37366 358.243 258.835 641.247 641.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.000128 1024 0.24 2272 159744 15.7042 8.27178 313.931 256.098 594.172 594.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 0.000128 1024 0.24 2280 167424 15.6816 8.46019 414.308 262.045 700.67 700.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 0.000128 1024 0.24 2280 166912 15.6385 8.44323 266.143 261.382 551.771 551.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 0.000128 1024 0.24 2280 167680 15.7366 8.48691 466.611 262.178 753.175 753.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 0.000128 1024 0.24 2280 166400 15.7019 8.45226 300.22 261.132 585.672 585.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 0.000128 1024 0.24 2280 165120 15.7619 8.43981 245.04 260.383 529.791 529.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.000128 1024 0.24 2280 167424 15.7111 8.46848 433.954 262.049 720.359 720.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.000128 1024 0.24 2280 167424 15.6841 8.46643 285.19 261.9 571.405 571.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 0.000128 1024 0.24 2280 165888 15.6312 8.4288 234.431 259.901 518.559 518.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.000128 1024 0.24 2280 166656 15.7042 8.46029 628.495 260.981 913.809 913.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.000128 1024 0.24 2280 164864 15.6973 8.41725 389.254 260.057 673.595 673.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.000128 1024 0.24 2280 163968 15.8302 8.43174 314.894 259.899 606.415 606.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.000128 1024 0.24 2280 166912 15.6482 8.43648 577.541 261.164 862.952 863.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.000128 1024 0.24 2280 165888 15.7573 8.45414 357.187 261.285 642.854 642.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.000128 1024 0.24 2280 165888 15.6423 8.41258 291.435 259.964 575.614 575.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.000128 1024 0.24 2280 167040 15.72 8.47418 597.625 261.566 883.548 883.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.000128 1024 0.24 2280 165888 28.3669 8.4224 386.872 259.896 683.726 683.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.000128 1024 0.24 2280 165888 15.6858 8.43571 339.143 259.927 623.355 623.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.000128 1024 0.24 2280 165888 15.6176 8.41165 302.216 260.092 586.503 586.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.000128 1024 0.24 2280 166400 15.6969 8.45587 556.414 261.375 842.104 842.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.000128 1024 0.24 2280 166400 15.6951 8.44717 378.786 261.327 664.423 664.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.000128 1024 0.24 2280 161280 15.784 8.35955 309.238 257.968 591.515 591.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.000128 1024 0.24 2280 163840 15.9502 8.45824 305.147 261.54 591.263 591.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.000128 1024 0.24 2280 167424 15.6786 8.46102 523.694 261.884 809.885 810.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.000128 1024 0.24 2280 165888 15.636 8.41229 371.375 260.183 655.772 655.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.000128 1024 0.24 2280 165888 15.6138 8.43386 308.623 260.093 592.929 593.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.000128 1024 0.24 2280 159744 15.7097 8.26435 279.202 256.137 559.477 559.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.000128 1024 0.24 2280 166400 15.8828 8.49571 542.983 262.288 829.819 829.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.000128 1024 0.24 2280 163200 15.6667 8.36768 365.713 257.917 647.829 647.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.000128 1024 0.24 2280 163200 15.7065 8.38042 317.349 258.267 599.872 599.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 0.000128 1024 0.24 2280 160000 15.8804 8.36544 285.839 258.352 568.599 568.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 0.000128 1024 0.24 2256 166912 15.7139 8.46413 441.603 262.021 727.966 728.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 0.000128 1024 0.24 2256 165888 15.7338 8.44179 286.467 261.355 572.16 572.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 0.000128 1024 0.24 2256 165888 15.8204 8.46416 236.809 261.836 523.099 523.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.000128 1024 0.24 2256 167040 15.7882 8.48016 432.181 262.249 718.865 718.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 0.000128 1024 0.24 2256 166400 15.6935 8.4537 282.912 261.406 568.627 568.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 0.000128 1024 0.24 2256 165120 15.7552 8.44006 231.879 260.377 516.616 516.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.000128 1024 0.24 2256 166656 15.7651 8.48006 611.516 261.8 897.733 897.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.000128 1024 0.24 2256 165888 15.8264 8.55002 382.681 262.103 669.333 669.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 0.000128 1024 0.24 2256 163584 15.8074 8.42726 303.813 260.125 588.331 588.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 0.000128 1024 0.24 2256 162816 15.8755 8.41619 256.715 260.207 541.386 541.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.000128 1024 0.24 2256 165760 15.7723 8.46029 562.681 261.175 848.256 848.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.000128 1024 0.24 2256 164864 15.6968 8.41187 352.209 259.853 636.329 636.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.000128 1024 0.24 2256 163968 15.83 8.43162 287.56 259.885 571.873 572.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.000128 1024 0.24 2256 164864 15.6866 8.412 260.521 260.228 545.012 545.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.000128 1024 0.24 2256 165888 15.7258 8.44205 533.917 261.382 819.635 819.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.000128 1024 0.24 2256 165888 15.7568 8.448 342.423 261.737 628.527 628.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.000128 1024 0.24 2256 162816 15.8743 8.41008 276.157 260.163 560.764 560.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.000128 1024 0.24 2256 163840 15.6345 8.36893 244.324 258.697 527.188 527.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.000128 1024 0.24 2256 165888 15.8169 8.4696 525.179 261.34 810.966 811.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.000128 1024 0.24 2256 163584 15.8161 8.42192 365.632 259.871 649.916 650.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.000128 1024 0.24 2256 162432 15.9392 8.42966 306.862 260.213 591.609 591.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.000128 1024 0.24 2256 161280 15.9986 8.41728 303.195 260.282 588.055 588.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.000128 1024 0.24 2256 166400 15.7007 8.45517 519.982 261.117 805.418 805.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.000128 1024 0.24 2256 166400 15.7044 8.56198 377.723 261.555 663.715 663.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.000128 1024 0.24 2256 161280 15.7712 8.35994 303.35 258.152 585.795 585.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.000128 1024 0.24 2256 163840 15.9608 8.45251 287.119 261.511 573.207 573.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 0.000128 1024 0.24 2250 167424 15.6658 8.4559 457.931 261.751 743.97 744.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 0.000128 1024 0.24 2250 166912 15.6563 8.44582 296.452 261.385 582.11 582.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 0.000128 1024 0.24 2250 167424 15.6754 8.46611 245.494 262.142 531.94 532.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.000128 1024 0.24 2250 167680 15.7558 8.48896 433.396 261.967 719.78 719.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 0.000128 1024 0.24 2250 166400 15.6906 8.45514 277.767 261.447 563.523 563.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 0.000128 1024 0.24 2250 165120 15.758 8.43981 230.262 260.599 515.226 515.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 0.000128 1024 0.24 2250 166400 15.6956 8.4521 200.742 261.277 486.334 486.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.000128 1024 0.24 2250 167424 15.7073 8.46368 597.696 262.073 884.108 884.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.000128 1024 0.24 2250 167424 15.6959 8.46429 370.892 261.903 657.123 657.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 0.000128 1024 0.24 2250 165888 15.6347 8.41741 299.656 259.904 583.778 583.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 0.000128 1024 0.24 2250 165888 15.6279 8.40704 255.312 260.181 539.689 539.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.000128 1024 0.24 2250 166656 15.7201 8.45078 547.529 260.989 832.852 832.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.000128 1024 0.24 2250 164864 15.7027 8.4103 343.027 260.069 627.369 627.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.000128 1024 0.24 2250 163968 15.826 8.4239 279.488 259.923 563.825 563.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.000128 1024 0.24 2250 164864 15.6809 8.41328 253.358 259.938 537.559 537.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.000128 1024 0.24 2250 166912 15.6485 8.44365 533.415 261.214 818.899 819.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.000128 1024 0.24 2250 165888 15.7643 8.44749 342.098 261.282 627.755 627.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.000128 1024 0.24 2250 165888 15.6288 8.40605 286.329 260.181 570.712 570.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.000128 1024 0.24 2250 163840 15.6372 8.36813 247.106 258.677 529.948 530.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.000128 1024 0.24 2250 167040 15.7192 8.48026 551.24 261.358 836.96 837.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.000128 1024 0.24 2250 165888 15.6361 8.42461 389.957 259.894 674.073 674.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.000128 1024 0.24 2250 165888 15.6908 8.42694 320.916 260.232 605.431 605.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.000128 1024 0.24 2250 165888 15.6306 8.41523 305.763 260.087 590.06 590.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.000128 1024 0.24 2250 161280 15.5632 8.25168 273.54 255.55 553.069 553.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.000128 1024 0.24 2250 166400 15.6962 8.45677 529.518 261.185 815.024 815.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.000128 1024 0.24 2250 166400 15.6985 8.44826 367.327 261.28 652.924 653.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.000128 1024 0.24 2250 161280 15.7698 8.36186 302.42 257.964 584.678 584.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.000128 1024 0.24 2250 163840 15.9485 8.448 283.76 261.725 570.037 570.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 0.000128 1024 0.24 2250 160000 15.895 8.36198 265.991 258.401 548.81 548.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 0.000128 1024 0.24 2280 166400 15.7605 8.45414 429.92 261.764 716.062 716.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 0.000128 1024 0.24 2280 165888 15.7307 8.43757 283.029 261.422 568.784 568.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 0.000128 1024 0.24 2280 165888 15.8174 8.46602 232.462 262.145 519.057 519.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 0.000128 1024 0.24 2280 165888 15.7477 8.44538 200.947 261.434 486.736 486.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.000128 1024 0.24 2280 166400 15.8507 8.48237 606.25 262.178 892.932 893.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 0.000128 1024 0.24 2280 165120 15.8418 8.45059 372.475 261.182 658.118 658.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 0.000128 1024 0.24 2280 165120 15.7669 8.43942 303.496 260.412 588.279 588.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 0.000128 1024 0.24 2280 163840 15.9033 8.44947 255.88 261.477 541.874 542.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.000128 1024 0.24 2280 165888 15.8477 8.46746 554.9 262.076 841.457 841.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.000128 1024 0.24 2280 165888 15.8256 8.46029 348.615 261.931 634.999 635.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.000128 1024 0.24 2280 163584 15.8072 8.42138 281.185 260.111 565.69 565.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 0.000128 1024 0.24 2280 162816 15.868 8.41142 251.888 260.183 536.515 536.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 0.000128 1024 0.24 2280 161280 15.7721 8.3593 218.239 257.961 500.498 500.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.000128 1024 0.24 2280 165760 15.7848 8.45824 527.39 261.236 813.035 813.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.000128 1024 0.24 2280 164864 15.7016 8.41843 333.532 260.104 617.923 618.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.000128 1024 0.24 2280 163968 15.8302 8.42557 278.965 259.962 563.348 563.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.000128 1024 0.24 2280 164864 15.6839 8.40707 246.179 260.191 530.628 530.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.000128 1024 0.24 2280 161280 15.9208 8.39536 213.963 258.92 497.361 497.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.000128 1024 0.24 2280 165888 15.7289 8.43878 492.926 261.165 778.423 778.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.000128 1024 0.24 2280 165888 15.7484 8.4521 327.974 261.288 613.632 613.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.000128 1024 0.24 2280 162816 15.8857 8.41728 267.451 260.179 552.094 552.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.000128 1024 0.24 2280 163840 15.6355 8.36538 244.035 258.89 527.09 527.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.000128 1024 0.24 2280 163840 15.9541 8.4521 224.187 261.515 510.266 510.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 0.000128 1024 0.24 2304 166912 15.7167 8.45206 428.72 261.792 714.849 714.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 0.000128 1024 0.24 2304 165888 15.7256 8.43981 275.38 261.383 561.09 561.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 0.000128 1024 0.24 2304 165888 15.8183 8.46605 228.784 261.893 515.124 515.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 0.000128 1024 0.24 2304 165888 15.747 8.44525 198.108 261.468 483.929 484.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.000128 1024 0.24 2304 167040 15.7842 8.48992 585.284 261.979 871.705 871.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 0.000128 1024 0.24 2304 166400 15.7107 8.4609 356.958 261.195 642.496 642.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 0.000128 1024 0.24 2304 165120 15.7796 8.44333 291.08 260.549 576.014 576.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 0.000128 1024 0.24 2304 166400 15.6983 8.45005 253.326 261.514 539.154 539.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 0.000128 1024 0.24 2304 163200 15.6559 8.36608 225.806 258.11 508.102 508.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.000128 1024 0.24 2304 166656 15.7742 8.47251 539.804 261.869 826.086 826.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.000128 1024 0.24 2304 165888 15.8327 8.46461 337.708 261.831 624.004 624.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.000128 1024 0.24 2304 163584 15.8061 8.42576 272.026 259.83 556.259 556.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 0.000128 1024 0.24 2304 162816 15.877 8.40787 240.243 260.202 524.894 525.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 0.000128 1024 0.24 2304 161280 15.7664 8.36038 210.778 258.208 493.277 493.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.000128 1024 0.24 2304 165760 15.7858 8.46586 502.329 261.175 787.927 788.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.000128 1024 0.24 2304 164864 15.6987 8.41728 317.151 259.854 601.286 601.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.000128 1024 0.24 2304 163968 15.8236 8.42957 267.193 260.18 551.789 551.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.000128 1024 0.24 2304 164864 15.6793 8.41293 237.962 260.224 522.442 522.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.000128 1024 0.24 2304 161280 15.9204 8.4009 205.964 259.126 489.584 489.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.000128 1024 0.24 2304 165888 15.7321 8.44186 488.008 261.166 773.517 773.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.000128 1024 0.24 2304 165888 15.7513 8.44963 321.164 261.249 606.776 606.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.000128 1024 0.24 2304 162816 16.5365 8.41402 260.862 259.959 545.952 546.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.000128 1024 0.24 2304 163840 15.6262 8.36877 237.778 258.712 520.649 520.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.000128 1024 0.24 2304 163840 15.9516 8.46602 220.057 261.771 506.41 506.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.000128 1024 0.24 2304 159744 15.7051 8.26774 199.35 256.112 479.599 479.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 650 0.000128 1024 0.24 2304 165888 15.8322 8.47008 424.383 261.723 710.578 710.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 0.000128 1024 0.24 2304 165888 15.8098 8.46234 487.71 262.027 774.176 774.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 0.000128 1024 0.24 2304 164864 15.8445 8.43981 314.334 261.21 599.993 600.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 0.000128 1024 0.24 2304 165888 15.8163 8.46438 256.344 261.885 542.672 542.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 0.000128 1024 0.24 2304 163840 15.9113 8.44829 226.893 261.202 512.621 512.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 0.000128 1024 0.24 2304 163840 15.9074 8.45101 209.114 261.509 495.144 495.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 0.000128 1024 0.24 2304 162816 15.8735 8.41117 191.826 259.947 476.228 476.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 0.000128 1024 0.24 2304 161280 15.9954 8.40531 178.88 260.247 463.69 463.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 0.000128 1024 0.24 2304 159744 15.9827 8.37216 170.358 258.672 453.556 453.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 0.000128 1024 0.24 2280 164864 15.685 8.41533 167.636 260.251 452.154 452.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 0.000128 1024 0.24 2304 164864 15.681 8.41523 165.063 260.189 449.514 449.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 0.000128 1024 0.24 2250 161280 15.9103 8.3968 162.341 258.82 445.628 445.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 650 0.000128 1024 0.24 2256 161280 15.9173 8.39286 161.991 258.822 445.29 445.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 650 0.000128 1024 0.24 2272 165888 15.7405 8.448 188.261 261.434 474.047 474.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 650 0.000128 1024 0.24 2272 161280 15.7749 8.35584 278.295 258.532 561.127 561.262
