# do BancRegistres_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/comnu/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Descodificador5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Descodificador5
# -- Compiling architecture Behavioral of Descodificador5
# End time: 21:04:43 on Mar 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture Behavioral of Registre
# End time: 21:04:43 on Mar 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegistreZero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistreZero
# -- Compiling architecture Behavioral of RegistreZero
# End time: 21:04:43 on Mar 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/RegSortida3Estats.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegSortida3Estats
# -- Compiling architecture Behavioral of RegSortida3Estats
# End time: 21:04:43 on Mar 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/BancRegistres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BancRegistres
# -- Compiling architecture Behavioral of BancRegistres
# End time: 21:04:43 on Mar 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/BancRegistres.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Mar 23,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/BancRegistres.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BancRegistres_vhd_tst
# -- Compiling architecture BancRegistres_arch of BancRegistres_vhd_tst
# End time: 21:04:44 on Mar 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  BancRegistres_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" BancRegistres_vhd_tst 
# Start time: 21:04:44 on Mar 23,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bancregistres_vhd_tst(bancregistres_arch)
# Loading ieee.numeric_std(body)
# Loading work.bancregistres(behavioral)
# Loading work.descodificador5(behavioral)
# Loading work.registrezero(behavioral)
# Loading work.regsortida3estats(behavioral)
# Loading work.registre(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
run
add wave -position end  sim:/bancregistres_vhd_tst/i1/reg3/SortidaReg
restart
run
restart
run
# End time: 21:17:26 on Mar 23,2017, Elapsed time: 0:12:42
# Errors: 0, Warnings: 0
