{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,12,4]],"date-time":"2019-12-04T07:24:37Z","timestamp":1575444277567},"reference-count":80,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T00:00:00Z","timestamp":1570752000000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"name":"Honeywell International, Inc.","award":[]},{"name":"US Department of Energy's National Nuclear Security Administration","award":["DE-NA-0003525"]},{"name":"National Technology and Engineering Solutions of Sandia, LLC","award":[]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TACO","ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,10,11]]},"DOI":"10.1145\/3355396","type":"journal-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T14:53:33Z","timestamp":1570805613000},"page":"1-26","source":"Crossref","is-referenced-by-count":1,"title":["MetaStrider"],"prefix":"10.1145","volume":"16","author":[{"given":"Sriseshan","family":"Srikanth","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Anirudh","family":"Jain","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Joseph M.","family":"Lennon","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Thomas M.","family":"Conte","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Erik","family":"Debenedictis","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM"}]},{"given":"Jeanine","family":"Cook","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM"}]}],"member":"320","reference":[{"key":"key-10.1145\/3355396-1","unstructured":"Standard map reference implementation. [n.d.]. GCC std::map. Retrieved from https:\/\/gcc.gnu.org\/onlinedocs\/libstdc\/libstdc-html-USERS-3.4\/stl__map_8h-source.html."},{"key":"key-10.1145\/3355396-2","unstructured":"JEDEC High Bandwidth Memory Specification. [n.d.]. High bandwidth memory (HBM) DRAM. Retrieved from https:\/\/www.jedec.org\/standards-documents\/results\/HBM."},{"key":"key-10.1145\/3355396-3","unstructured":"Matrix Market. [n.d.]. Retrieved from https:\/\/math.nist.gov\/MatrixMarket\/."},{"key":"key-10.1145\/3355396-4","unstructured":"High Bandwidth Memory Characterization 1. [n.d.]. Retrieved from https:\/\/www.amd.com\/Documents\/High-Bandwidth-Memory-HBM.pdf."},{"key":"key-10.1145\/3355396-5","unstructured":"High Bandwidth Memory Characterization 2. [n.d.]. Retrieved from https:\/\/www.anandtech.com\/show\/9969\/jedec-publishes-hbm2-specification."},{"key":"key-10.1145\/3355396-6","unstructured":"High Bandwidth Memory Characterization 3. [n.d.]. Retrieved from https:\/\/www.gamersnexus.net\/news-pc\/2972-amd-vega-frontier-edition-tear-down-die-size-and-more."},{"key":"key-10.1145\/3355396-7","unstructured":"Kadir Akbudak and Cevdet Aykanat. 2017. Exploiting locality in sparse matrix-matrix multiplication on many-core architectures. IEEE Trans. Parallel Distrib. Syst. 28, 8 (2017), 2258--2271."},{"key":"key-10.1145\/3355396-8","unstructured":"Karl Anderson and Steve Plimpton. 2015. FireHose Streaming Benchmarks. Technical Report. Sandia National Laboratory."},{"key":"key-10.1145\/3355396-9","unstructured":"Sajid Anwar, Kyuyeon Hwang, and Wonyong Sung. 2017. Structured pruning of deep convolutional neural networks. ACM J. Emerg. Technol. Comput. Syst. 13, 3 (2017), 32.","DOI":"10.1145\/3005348","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-10","unstructured":"Ariful Azad, Aydin Bulu&#x000E7;, and John Gilbert. 2015. Parallel triangle counting and enumeration using matrix algebra. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW&#x02019;15). IEEE, 804--811."},{"key":"key-10.1145\/3355396-11","unstructured":"Rajeev Balasubramonian, Andrew B. Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. 2017. CACTI 7: New tools for interconnect exploration in innovative off-chip memories. ACM Trans. Archit. Code Optim. 14, 2 (June 2017). DOI:https:\/\/doi.org\/10.1145\/3085572","DOI":"10.1145\/3085572","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-12","unstructured":"Nathan Bell, Steven Dalton, and Luke N. Olson. 2012. Exposing fine-grained parallelism in algebraic multigrid methods. SIAM J. Sci. Comput. 34, 4 (2012), C123--C152."},{"key":"key-10.1145\/3355396-13","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 1--7. DOI:https:\/\/doi.org\/10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-14","unstructured":"John Adrian Bondy, Uppaluri Siva Ramachandra Murty et al. 1976. Graph Theory with Applications. Vol. 290. Citeseer."},{"key":"key-10.1145\/3355396-15","unstructured":"Urban Bor&#x00161;tnik, Joost VandeVondele, Val&#x000E9;ry Weber, and J&#x000FC;rg Hutter. 2014. Sparse matrix multiplication: The distributed block-compressed sparse row library. Parallel Comput. 40, 5&#x2013;6 (2014), 47--58."},{"key":"key-10.1145\/3355396-16","unstructured":"Sergey Brin and Lawrence Page. 1998. The anatomy of a large-scale hypertextual web search engine. Comput. Netw. ISDN Syst. 30, 1&#x2013;7 (1998), 107--117."},{"key":"key-10.1145\/3355396-17","unstructured":"Aydin Buluc and John R. Gilbert. 2008. On the representation and multiplication of hypersparse matrices. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS&#x02019;08). IEEE, 1--11."},{"key":"key-10.1145\/3355396-18","unstructured":"Ayd&#x00131;n Bulu&#x000E7; and John R. Gilbert. 2011. The combinatorial BLAS: Design, implementation, and applications. Int. J. High Perform. Comput. Appl. 25, 4 (2011), 496--509."},{"key":"key-10.1145\/3355396-19","unstructured":"Timothy M. Chan. 2010. More algorithms for all-pairs shortest paths in weighted graphs. SIAM J. Comput. 39, 5 (2010), 2075--2089."},{"key":"key-10.1145\/3355396-20","unstructured":"N. Chatterjee, M. O&#x02019;Connor, D. Lee, D. R. Johnson, S. W. Keckler, M. Rhu, and W. J. Dally. 2017. Architecting an energy-efficient DRAM system for GPUs. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA&#x02019;17). 73--84. DOI:https:\/\/doi.org\/10.1109\/HPCA.2017.58","DOI":"10.1109\/HPCA.2017.58","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-21","unstructured":"Jan Ciesko, Sergi Mateo, Xavier Teruel, Xavier Martorell, Eduard Ayguad&#x000E9;, Jes&#x000FA;s Labarta, Alex Duran, Bronis R. de Supinski, Stephen Olivier, Kelvin Li et al. 2015. Towards task-parallel reductions in OpenMP. In Proceedings of the International Workshop on OpenMP. Springer, 189--201."},{"key":"key-10.1145\/3355396-22","unstructured":"Steven Dalton, Luke Olson, and Nathan Bell. 2015. Optimizing sparse matrix--matrix multiplication for the gpu. ACM Trans. Math. Software 41, 4 (2015), 25."},{"key":"key-10.1145\/3355396-23","unstructured":"Timothy A. Davis and Yifan Hu. 2011. The university of florida sparse matrix collection. ACM Trans. Math. Software 38, 1 (2011), 1."},{"key":"key-10.1145\/3355396-24","unstructured":"Erik P. DeBenedictis, Jeanine Cook, Sriseshan Srikanth, and Thomas M. Conte. 2017. Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C. In Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC&#x02019;17). IEEE, 1--7."},{"key":"key-10.1145\/3355396-25","unstructured":"Bobin Deng, Sriseshan Srikanth, Eric R. Hein, Thomas M. Conte, Erik Debenedictis, Jeanine Cook, and Michael P. Frank. 2018. Extending Moore&#x02019;s law via computationally error-tolerant computing. ACM Trans. Architect. Code Optim. 15, 1 (2018), 8."},{"key":"key-10.1145\/3355396-26","unstructured":"Bobin Deng, Sriseshan Srikanth, Eric R. Hein, Paul G. Rabbat, Thomas M. Conte, Erik DeBenedictis, and Jeanine Cook. 2016. Computationally-redundant energy-efficient processing for y&#x02019;all (CREEPY). In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC&#x02019;16). IEEE, 1--8."},{"key":"key-10.1145\/3355396-27","unstructured":"Mehmet Deveci, Christian Trott, and Sivasankaran Rajamanickam. 2017. Performance-portable sparse matrix-matrix multiplication for many-core architectures. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW&#x02019;17). IEEE, 693--702."},{"key":"key-10.1145\/3355396-28","unstructured":"Iain S. Duff, Albert Maurice Erisman, and John Ker Reid. 2017. Direct Methods for Sparse Matrices. Oxford University Press.","DOI":"10.1093\/acprof:oso\/9780198508380.001.0001","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-29","unstructured":"Iain S. Duff, Michael A. Heroux, and Roldan Pozo. 2002. An overview of the sparse basic linear algebra subprograms: The new standard from the BLAS technical forum. ACM Trans. Math. Software 28, 2 (2002), 239--267."},{"key":"key-10.1145\/3355396-30","unstructured":"Tim Finkbeiner, Glen Hush, Troy Larsen, Perry Lea, John Leidel, and Troy Manning. 2017. In-memory intelligence. IEEE Micro 37, 4 (2017), 30--38."},{"key":"key-10.1145\/3355396-31","unstructured":"Vijay Gadepally, Jeremy Kepner, William Arcand, David Bestor, Bill Bergeron, Chansup Byun, Lauren Edwards, Matthew Hubbell, Peter Michaleas, Julie Mullen, et al. 2015. D4m: Bringing associative arrays to database engines. In Proceedings of the High Performance Extreme Computing Conference (HPEC&#x02019;15). IEEE, 1--6."},{"key":"key-10.1145\/3355396-32","unstructured":"Harvey L. Garner. 1959. The residue number system. In Proceedings of the Western Joint Computer Conference. ACM, 146--153."},{"key":"key-10.1145\/3355396-33","unstructured":"G. Georgy Adelson-Velsky and Evgenii Landis. 1962. An algorithm for the organization of information. In Proceedings of the USSR Academy of Sciences."},{"key":"key-10.1145\/3355396-34","unstructured":"John R. Gilbert, Steve Reinhardt, and Viral B. Shah. 2006. High-performance graph algorithms from parallel sparse matrices. In Proceedings of the International Workshop on Applied Parallel Computing. Springer, 260--269."},{"key":"key-10.1145\/3355396-35","unstructured":"Felix Gremse, Andreas Hofter, Lars Ole Schwen, Fabian Kiessling, and Uwe Naumann. 2015. GPU-accelerated sparse matrix-matrix multiplication by iterative row merging. SIAM J. Sci. Comput. 37, 1 (2015), C54--C71."},{"key":"key-10.1145\/3355396-36","unstructured":"Fred G. Gustavson. 1978. Two fast algorithms for sparse matrices: Multiplication and permuted transposition. ACM Trans. Math. Software 4, 3 (1978), 250--269."},{"key":"key-10.1145\/3355396-37","unstructured":"Song Han, Huizi Mao, and William J. Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv preprint arXiv:1510.00149."},{"key":"key-10.1145\/3355396-38","unstructured":"Song Han, Jeff Pool, John Tran, and William Dally. 2015. Learning both weights and connections for efficient neural network. In Advances in Neural Information Processing Systems. MIT Press, 1135--1143."},{"key":"key-10.1145\/3355396-39","unstructured":"V&#x000E1;clav Hapla, David Hor&#x000E1;k, and Michal Merta. 2012. Use of direct solvers in TFETI massively parallel implementation. In Proceedings of the International Workshop on Applied Parallel Computing. Springer, 192--205."},{"key":"key-10.1145\/3355396-40","unstructured":"MKL Intel. 2007. Intel math kernel library. Retrieved from https:\/\/software.intel.com\/en-us\/mkl."},{"key":"key-10.1145\/3355396-41","unstructured":"Satoshi Itoh, Pablo Ordej&#x000F3;n, and Richard M. Martin. 1995. Order-N tight-binding molecular dynamics on parallel computers. Comput. Phys. Commun. 88, 2&#x2013;3 (1995), 173--185."},{"key":"key-10.1145\/3355396-42","unstructured":"Anirudh Jain, Sriseshan Srikanth, Erik DeBenedictis, and Tushar Krishna. 2018. Merge network for a non-von Neumann accumulate accelerator in a 3D chip. In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC&#x02019;18).","DOI":"10.1109\/ICRC.2018.8638619","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-43","unstructured":"Sang-Woo Jun, Andy Wright, Sizhuo Zhang, Shuotao Xu et al. 2018. GraFBoost: Using accelerated flash storage for external graph analytics. In Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA&#x02019;18). IEEE."},{"key":"key-10.1145\/3355396-44","unstructured":"Jeremy Kepner and John Gilbert. 2011. Graph Algorithms in the Language of Linear Algebra. SIAM.","DOI":"10.1137\/1.9780898719918","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-45","unstructured":"Peter M. Kogge and Shannon K. Kuntz. 2017. A case for migrating execution for irregular applications. In Proceedings of the 7th Workshop on Irregular Applications: Architectures and Algorithms. ACM, 6."},{"key":"key-10.1145\/3355396-46","unstructured":"Walter Kohn. 1996. Density functional and density matrix method scaling linearly with the number of atoms. Phys. Rev. Lett. 76, 17 (1996), 3168.","DOI":"10.1103\/PhysRevLett.76.3168","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-47","unstructured":"H. Kwon and T. Krishna. 2017. OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS&#x02019;17). 195--204. DOI:https:\/\/doi.org\/10.1109\/ISPASS.2017.7975291","DOI":"10.1109\/ISPASS.2017.7975291","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-48","unstructured":"Aapo Kyrola, Guy E. Blelloch, and Carlos Guestrin. 2012. Graphchi: Large-scale graph computation on just a pc. In Proceedings of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI'12)."},{"key":"key-10.1145\/3355396-49","unstructured":"Colin Yu Lin, Ngai Wong, and Hayden Kwok-Hay So. 2013. Design space exploration for sparse matrix-matrix multiplication on FPGAs. Int. J. Circ. Theory Appl. 41, 2 (2013), 205--219."},{"key":"key-10.1145\/3355396-50","unstructured":"Weifeng Liu and Brian Vinter. 2014. An efficient GPU general sparse matrix-matrix multiplication for irregular data. In Proceedings of the IEEE 28th International Parallel and Distributed Processing Symposium. IEEE, 370--381."},{"key":"key-10.1145\/3355396-51","unstructured":"Xingyu Liu, Jeff Pool, Song Han, and William J. Dally. 2018. Efficient sparse-winograd convolutional neural networks. arXiv preprint arXiv:1802.06367."},{"key":"key-10.1145\/3355396-52","unstructured":"V. Manikandan, V. P. Muralikrishna, J. Ajayan, and V. S. Mohammed Riyas Deen. [n.d.]. Static carry skip adder designed using 22-nm strained silicon CMOS technology operating under wide range of temperatures. Int. J. Eng. Tech. Res. 8, 2 ([n.&#x000A0;d.])."},{"key":"key-10.1145\/3355396-53","unstructured":"Huizi Mao, Song Han, Jeff Pool, Wenshuo Li, Xingyu Liu, Yu Wang, and William J. Dally. 2017. Exploring the granularity of sparsity in convolutional neural networks. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR&#x02019;17).","DOI":"10.1109\/CVPRW.2017.241","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-54","unstructured":"Kiran Matam, Siva Rama Krishna Bharadwaj Indarapu, and Kishore Kothapalli. 2012. Sparse matrix-matrix multiplication on modern architectures. In Proceedings of the 19th International Conference on High Performance Computing (HiPC&#x02019;12). IEEE, 1--10."},{"key":"key-10.1145\/3355396-55","unstructured":"Asit K. Mishra, Eriko Nurvitadhi, Ganesh Venkatesh, Jonathan Pearce, and Debbie Marr. 2017. Fine-grained accelerators for sparse machine-learning workloads. In Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC&#x02019;17). IEEE, 635--640."},{"key":"key-10.1145\/3355396-56","unstructured":"Onur Mutlu and Lavanya Subramanian. 2015. Research problems and opportunities in memory systems. Supercomput. Front. Innovat. 1, 3 (2015), 19--55."},{"key":"key-10.1145\/3355396-57","unstructured":"Yusuke Nagasaka, Satoshi Matsuoka, Ariful Azad, and Ayd&#x00131;n Bulu&#x000E7;. 2018. High-performance sparse matrix-matrix products on Intel KNL and multicore architectures. arXiv preprint arXiv:1804.01698.","DOI":"10.1145\/3229710.3229720","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3355396-58","unstructured":"Eriko Nurvitadhi, Asit Mishra, and Debbie Marr. 2015. A sparse matrix vector multiply accelerator for support vector machine. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES&#x02019;15). IEEE, 109--116."},{"key":"key-10.1145\/3355396-59","unstructured":"CUDA NVIDIA. 2014. Cusparse library. NVIDIA Corporation, Santa Clara, CA."},{"key":"key-10.1145\/3355396-60","unstructured":"Subhankar Pal, Jonathan Beaumont, Dong-Hyeon Park, Aporva Amarnath, Siying Feng, Chaitali Chakrabarti, Hun-Seok Kim, David Blaauw, Trevor Mudge, and Ronald Dreslinski. 2018. OuterSPACE: An outer product-based sparse matrix multiplication accelerator. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA&#x02019;18). IEEE, 724--736."},{"key":"key-10.1145\/3355396-61","unstructured":"Md Mostofa Ali Patwary, Nadathur Rajagopalan Satish, Narayanan Sundaram, Jongsoo Park, Michael J. Anderson, Satya Gautam Vadlamudi, Dipankar Das, Sergey G. Pudov, Vadim O. Pirogov, and Pradeep Dubey. 2015. Parallel efficient sparse matrix-matrix multiplication on multicore platforms. In Proceedings of the International Conference on High Performance Computing. Springer, 48--57."},{"key":"key-10.1145\/3355396-62","unstructured":"Michael O. Rabin and Vijay V. Vazirani. 1989. Maximum matchings in general graphs through randomization. J. Algor. 10, 4 (1989), 557--567."},{"key":"key-10.1145\/3355396-63","unstructured":"V. Nageshwara Rao and Vipin Kumar. 1987. Parallel depth first search. Part I. implementation. Int. J. Parallel Program. 16, 6 (1987), 479--499."},{"key":"key-10.1145\/3355396-64","unstructured":"B. Ramakrishna Rau. 1991. Pseudo-randomly interleaved memory. In ACM SIGARCH Computer Architecture News, Vol. 19. ACM, 74--83."},{"key":"key-10.1145\/3355396-65","unstructured":"Liam Roditty and Uri Zwick. 2008. Improved dynamic reachability algorithms for directed graphs. SIAM J. Comput. 37, 5 (2008), 1455--1471."},{"key":"key-10.1145\/3355396-66","unstructured":"Amitabha Roy, Ivo Mihailovic, and Willy Zwaenepoel. 2013. X-stream: Edge-centric graph processing using streaming partitions. In Proceedings of the 24th ACM Symposium on Operating Systems Principles. ACM, 472--488."},{"key":"key-10.1145\/3355396-67","unstructured":"Subhendu Roy, Mihir Choudhury, Ruchir Puri, and David Z. Pan. 2014. Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33, 10 (2014), 1517--1530."},{"key":"key-10.1145\/3355396-68","unstructured":"Karl Rupp, Florian Rudolf, and Josef Weinbub. 2010. ViennaCL-a high level linear algebra library for GPUs and multi-core CPUs. In Proceedings of the International Workshop on GPUs and Scientific Applications. 51--56."},{"key":"key-10.1145\/3355396-69","unstructured":"Fazle Sadi, Larry Fileggi, and Franz Franchetti. 2017. Algorithm and hardware co-optimized solution for large SpMV problems. In Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC&#x02019;17). IEEE, 1--7."},{"key":"key-10.1145\/3355396-70","unstructured":"Erik Saule, Kamer Kaya, and &#x000DC;mit V. &#x000C7;ataly&#x000FC;rek. 2013. Performance evaluation of sparse matrix multiplication kernels on Intel Xeon Phi. In Proceedings of the International Conference on Parallel Processing and Applied Mathematics. Springer, 559--570."},{"key":"key-10.1145\/3355396-71","unstructured":"Viral B. Shah. 2007. An Interactive System for Combinatorial Scientific Computing with an Emphasis on Programmer Productivity. University of California, Santa Barbara, CA."},{"key":"key-10.1145\/3355396-72","unstructured":"Sriseshan Srikanth, Thomas M. Conte, Erik P. DeBenedictis, and Jeanine Cook. 2017. The superstrider architecture: Integrating logic and memory towards non-von Neumann computing. In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC&#x02019;17). IEEE, 1--8."},{"key":"key-10.1145\/3355396-73","unstructured":"Sriseshan Srikanth, Paul G. Rabbat, Eric R. Hein, Bobin Deng, Thomas M. Conte, Erik DeBenedictis, Jeanine Cook, and Michael P. Frank. 2018. Memory system design for ultra low power, computationally error resilient processor microarchitectures. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA&#x02019;18). IEEE, 696--709."},{"key":"key-10.1145\/3355396-74","unstructured":"Sriseshan Srikanth, Lavanya Subramanian, Sreenivas Subramoney, Thomas M. Conte, and Hong Wang. 2018. Tackling memory access latency through DRAM row management. In Proceedings of the International Symposium on Memory Systems. ACM, 137--147."},{"key":"key-10.1145\/3355396-75","unstructured":"Peter D. Sulatycke and Kanad Ghose. 1998. Caching-efficient multithreaded fast multiplication of sparse matrices. In Proceedings of the 1st Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing (IPPS\/SPDP&#x02019;98). IEEE, 117--123."},{"key":"key-10.1145\/3355396-76","unstructured":"Richard Wilson Vuduc and James W. Demmel. 2003. Automatic Performance Tuning of Sparse Matrix Kernels. Vol. 1. University of California, Berkeley."},{"key":"key-10.1145\/3355396-77","unstructured":"Wei Wen, Chunpeng Wu, Yandan Wang, Yiran Chen, and Hai Li. 2016. Learning structured sparsity in deep neural networks. In Advances in Neural Information Processing Systems. MIT Press, 2074--2082."},{"key":"key-10.1145\/3355396-78","unstructured":"Ichitaro Yamazaki and Xiaoye S Li. 2010. On techniques to improve robustness and scalability of a parallel hybrid linear solver. In Proceedings of the International Conference on High Performance Computing for Computational Science. Springer, 421--434."},{"key":"key-10.1145\/3355396-79","unstructured":"Raphael Yuster and Uri Zwick. 2004. Detecting short directed cycles using rectangular matrix multiplication and dynamic programming. In Proceedings of the 15th Annual ACM-SIAM Symposium on Discrete Algorithms. Society for Industrial and Applied Mathematics, 254--260."},{"key":"key-10.1145\/3355396-80","unstructured":"Zhao Zhang, Zhichun Zhu, and Xiaodong Zhang. 2000. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proceedings of the 33rd Annual ACM\/IEEE International Symposium on Microarchitecture. ACM, 32--41."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3355396&ftid=2087099&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,18]],"date-time":"2019-11-18T13:13:41Z","timestamp":1574082821000},"score":1.0,"subtitle":["Architectures for Scalable Memory-centric Reduction of Sparse Data Streams"],"short-title":[],"issued":{"date-parts":[[2019,10,11]]},"references-count":80,"journal-issue":{"published-print":{"date-parts":[[2019,11,18]]},"issue":"4"},"URL":"http:\/\/dx.doi.org\/10.1145\/3355396","relation":{"cites":[]},"ISSN":["1544-3566"],"issn-type":[{"value":"1544-3566","type":"print"}],"subject":["Hardware and Architecture","Software","Information Systems"]}}