# This project is expected to include riscV fsim with simple JIT and MMU
