INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_6/lab_6.srcs/sim_1/new/ALU_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
