0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/ALU_tb.vhd,1551987818,vhdl,,,,alu_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/Binputlogic_tb.vhd,1551974985,vhdl,,,,binputlogic_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/and_gatetb.vhd,1551967423,vhdl,,,,and_gatetb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/arith_circuittb.vhd,1551978583,vhdl,,,,arith_circuittb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/data_pathtb.vhd,1552069138,vhdl,,,,data_pathtb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/function_unittb.vhd,1552062896,vhdl,,,,function_unittb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/logiccircuit_tb.vhd,1551971951,vhdl,,,,logiccircuit_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/mux2_1tb.vhd,1551973623,vhdl,,,,mux2_1tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/mux31_tb.vhd,1551982987,vhdl,,,,mux31_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/ripple16adder_tb.vhd,1551978967,vhdl,,,,ripple16adder_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sim_1/new/shifter_tb.vhd,1551984769,vhdl,,,,shifter_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/ALU.vhd,1551980482,vhdl,,,,alu,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/B_input_logic.vhd,1551974619,vhdl,,,,b_input_logic,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/and_gate.vhd,1551965363,vhdl,,,,and_gate,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/arithmetic_circuit.vhd,1551978583,vhdl,,,,arithmetic_circuit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/data_path.vhd,1552067238,vhdl,,,,data_path,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/full_adder.vhd,1550578280,vhdl,,,,full_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/function_unit.vhd,1551988734,vhdl,,,,function_unit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/half_adder.vhd,1550575567,vhdl,,,,half_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/logic_circuit.vhd,1551971969,vhdl,,,,logic_circuit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/mux2_1.vhd,1551973853,vhdl,,,,mux2_1,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/mux3_1.vhd,1551983001,vhdl,,,,mux3_1,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/ripple16_adder.vhd,1551987770,vhdl,,,,ripple16_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/Datapath_CS2022/Assignment2.srcs/sources_1/new/shifter.vhd,1551983902,vhdl,,,,shifter,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sim_1/new/regfile_tb.vhd,1551967144,vhdl,,,,regfile_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sources_1/new/Reg_File.vhd,1551960666,vhdl,,,,reg_file,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sources_1/new/decoder3_8.vhd,1549901765,vhdl,,,,decoder3_8,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sources_1/new/mux8_16.vhd,1549904202,vhdl,,,,mux8_16,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sources_1/new/reg16.vhd,1549899076,vhdl,,,,reg16,,,,,,,,
