// Created by IP Generator (Version 2022.1 build 99559)
// creat V3 on 2023.7.31
// #add eth interfacing loop


`timescale 1ps/1ps

`define DDR3

module test_ddr #(
  parameter PCIE_ENABLE          = 1                   ,
  parameter PROJECT_MODE         = 1                    ,
  parameter VIDEO_LENGTH         = 1920                 ,
  parameter VIDEO_HIGTH          = 1080                 ,
  parameter ZOOM_VIDEO_LENGTH    = 960                 ,
  parameter ZOOM_VIDEO_HIGTH     = 540                 ,
  parameter PIXEL_WIDTH          = 32                 ,    
  parameter MEM_ROW_ADDR_WIDTH   = 15                 ,
  parameter MEM_COL_ADDR_WIDTH   = 10                 ,
  parameter MEM_BADDR_WIDTH      = 3                  ,
  parameter MEM_DQ_WIDTH         = 32                 ,
  parameter MEM_DM_WIDTH         = MEM_DQ_WIDTH/8     ,
  parameter MEM_DQS_WIDTH        = MEM_DQ_WIDTH/8     ,
  parameter M_AXI_BRUST_LEN      = 8                  ,
  parameter RW_ADDR_MIN          = 20'b0              ,
  parameter RW_ADDR_MAX          = ZOOM_VIDEO_LENGTH*ZOOM_VIDEO_HIGTH*PIXEL_WIDTH/MEM_DQ_WIDTH       ,
  parameter CTRL_ADDR_WIDTH      = MEM_ROW_ADDR_WIDTH + MEM_BADDR_WIDTH + MEM_COL_ADDR_WIDTH
)(
  input                                  ref_clk         ,
  input                                  rst_board       /* synthesis syn_keep="1" */,
  output                                 ddr_pll_lock        ,           
  output                                 ddr_init_done   ,
  //DDR 
  output                                 mem_rst_n       ,                       
  output                                 mem_ck          ,
  output                                 mem_ck_n        ,
  output                                 mem_cke         ,
  output                                 mem_cs_n        ,
  output                                 mem_ras_n       ,
  output                                 mem_cas_n       ,
  output                                 mem_we_n        ,  
  output                                 mem_odt         ,
  output     [MEM_ROW_ADDR_WIDTH-1:0]    mem_a           ,   
  output     [MEM_BADDR_WIDTH-1:0]       mem_ba          ,   
  inout      [MEM_DQS_WIDTH-1:0]         mem_dqs         ,
  inout      [MEM_DQS_WIDTH-1:0]         mem_dqs_n       ,
  inout      [MEM_DQ_WIDTH-1:0]          mem_dq          ,
  output     [MEM_DM_WIDTH-1:0]          mem_dm          ,

  output wire                               hdmi_rst   ,
  output                                   iic_tx_scl        ,
  inout                                    iic_tx_sda        ,
  output                                   iic_scl            ,
  inout                                    iic_sda            ,
  output wire                              hdmi_int_led      ,
  output wire                              fram0_done         ,
  output wire                              fram1_done         ,
  output wire                              fram2_done         ,
  output wire                              fram3_done         ,
//HDMI IN
  input wire                               pix_clk_in      ,
  input wire                               vs_in           /* synthesis PAP_MARK_DEBUG="1" */,
  input wire                               hs_in           ,
  input wire                               de_in           /* synthesis PAP_MARK_DEBUG="1" */,
  input wire [7 : 0]                       r_in            /* synthesis PAP_MARK_DEBUG="1" */,
  input wire [7 : 0]                       g_in            /* synthesis PAP_MARK_DEBUG="1" */,
  input wire [7 : 0]                       b_in            /* synthesis PAP_MARK_DEBUG="1" */,
//HDMI OUT
  output                                 pix_clk_out     ,
  output reg                             r_vs_out        /* synthesis PAP_MARK_DEBUG="1" */,  
  output reg                             r_hs_out        , 
  output reg                             r_de_out        /* synthesis PAP_MARK_DEBUG="1" */, 
  output reg  [7 : 0]                    r_r_out         /* synthesis PAP_MARK_DEBUG="1" */, 
  output reg  [7 : 0]                    r_g_out         /* synthesis PAP_MARK_DEBUG="1" */,
  output reg  [7 : 0]                    r_b_out         /* synthesis PAP_MARK_DEBUG="1" */,  
//coms1	
  inout                                cmos1_scl            ,//cmos1 i2c 
  inout                                cmos1_sda            ,//cmos1 i2c 
  input                                cmos1_vsync          /* synthesis PAP_MARK_DEBUG="1" */,//cmos1 vsync
  input                                cmos1_href           ,//cmos1 hsync refrence,data valid
  input                                cmos1_pclk           ,//cmos1 pxiel clock
  input   [7:0]                        cmos1_data           ,//cmos1 data
  output                               cmos1_reset          /* synthesis PAP_MARK_DEBUG="1" */, //cmos1 reset
  //coms2
  inout                                cmos2_scl            ,//cmos2 i2c 
  inout                                cmos2_sda            ,//cmos2 i2c 
  input                                cmos2_vsync          ,//cmos2 vsync
  input                                cmos2_href           ,//cmos2 hsync refrence,data valid
  input                                cmos2_pclk           ,//cmos2 pxiel clock
  input   [7:0]                        cmos2_data           ,//cmos2 data
  output                               cmos2_reset          ,
   
  input  wire                          ref_clk_n         ,
  input  wire                          ref_clk_p         ,
  input  wire                          rxn               ,
  input  wire                          rxp               ,
  output wire                          txn               ,
  output wire                          txp               ,
  input  wire                          pcie_perst_n       ,
   
  output wire                          eth_rst_n_0        , 
  input  wire                          eth_rgmii_rxc_0    ,
  input  wire                          eth_rgmii_rx_ctl_0 ,
  input  wire [3:0]                    eth_rgmii_rxd_0    ,  
                       
  output wire                          eth_rgmii_txc_0    ,
  output wire                          eth_rgmii_tx_ctl_0 ,
  output wire [3:0]                    eth_rgmii_txd_0    

);

/******************************PARAMETER********************************************/
parameter DQ_WIDTH = MEM_DQ_WIDTH;
parameter DE_IN_WAIT  = 4'd0;
parameter DE_IN_CNT  = 4'd1;
parameter DE_IN_END  = 4'd2;

parameter DE_OUT_WAIT  = 4'd0;
parameter DE_OUT_CNT  = 4'd1;
parameter DE_OUT_END  = 4'd2;

parameter PIX_IN_WAIT = 3'd0;
parameter PIX_IN_CNT = 3'd1;
parameter PIX_IN_END = 3'd2;

parameter PIX_OUT_WAIT = 3'd0;
parameter PIX_OUT_CNT = 3'd1;
parameter PIX_OUT_END = 3'd2;

parameter  BOARD_MAC = 48'h00_11_22_33_44_55;     

parameter  BOARD_IP  = {8'd192,8'd168,8'd1,8'd10};

parameter  DES_MAC   = 48'h58_11_22_91_38_31;
//parameter  DES_MAC   = 48'hff_ff_ff_ff_ff_ff;



parameter  DES_IP    = {8'd192,8'd168,8'd1,8'd102};
//parameter  DES_IP    = {8'd192,8'd168,8'd1,8'd10};
/******************************wire********************************************/      
wire                                   ddr_ip_clk      /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   ddr_ip_rst_n    /* synthesis PAP_MARK_DEBUG="1" */;   

wire [3 : 0]                           M_AXI_AWID     /* synthesis PAP_MARK_DEBUG="1" */;
wire [CTRL_ADDR_WIDTH-1 : 0]           M_AXI_AWADDR   /* synthesis PAP_MARK_DEBUG="1" */;
//wire [3 : 0]                           M_AXI_AWLEN    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_AWUSER   /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_AWVALID   /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_AWREADY   /* synthesis PAP_MARK_DEBUG="1" */;

wire [DQ_WIDTH*8-1 : 0]                M_AXI_WDATA    /* synthesis PAP_MARK_DEBUG="1" */;
wire [DQ_WIDTH-1 : 0]                  M_AXI_WSTRB    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_WLAST    /* synthesis PAP_MARK_DEBUG="1" */;
wire [3 : 0]                           M_AXI_WUSER    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_WREADY   /* synthesis PAP_MARK_DEBUG="1" */;                                                

wire [3 : 0]                           M_AXI_ARID     /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_ARUSER   /* synthesis PAP_MARK_DEBUG="1" */;
wire [CTRL_ADDR_WIDTH-1 : 0]           M_AXI_ARADDR   /* synthesis PAP_MARK_DEBUG="1" */;
//wire [3 : 0]                           M_AXI_ARLEN    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_ARVALID   /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_ARREADY   /* synthesis PAP_MARK_DEBUG="1" */;

wire  [3 : 0]                          M_AXI_RID      /* synthesis PAP_MARK_DEBUG="1" */;
wire  [DQ_WIDTH*8-1 : 0]               M_AXI_RDATA    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_RLAST    /* synthesis PAP_MARK_DEBUG="1" */;
wire                                   M_AXI_RVALID   /* synthesis PAP_MARK_DEBUG="1" */;

wire  [1 : 0 ]                         init_read_clk_ctrl;
wire  [3 : 0 ]                         init_slip_step;
wire                                   force_read_clk_ctrl; 
//w_fifo
wire  [31 : 0]                        rgb_in/* synthesis PAP_MARK_DEBUG="1" */;
wire  [31 : 0]                        video0_data_out/* synthesis PAP_MARK_DEBUG="1" */;
wire  [31 : 0]                        video1_data_out/* synthesis PAP_MARK_DEBUG="1" */;
wire  [31 : 0]                        video2_data_out/* synthesis PAP_MARK_DEBUG="1" */;
wire  [31 : 0]                        video3_data_out/* synthesis PAP_MARK_DEBUG="1" */;



//wire                                    fram_done;
//iic
wire                                 iic_clk;//10mhz
wire                                 pll_init_done;
wire                                 pll_lock;
wire                                 all_pll_lock;
wire                                 color_rstn;
wire                                 [11 : 0] x_act /* synthesis PAP_MARK_DEBUG="1" */;
wire                                 [11 : 0] y_act /* synthesis PAP_MARK_DEBUG="1" */;
//wire                                 hdmi_rst;

wire                                vs_out/* synthesis PAP_MARK_DEBUG="1" */;
wire                                hs_out;
wire                                de_out/* synthesis PAP_MARK_DEBUG="1" */;

wire                                zoom_de_out/* synthesis PAP_MARK_DEBUG="1" */;
wire [PIXEL_WIDTH - 1: 0]           zoom_data_out;

wire                                clk_25M;
wire [1:0]                          cmos_init_done/* synthesis PAP_MARK_DEBUG="1" */;
wire [15:0]                         cmos1_d_16bit;
wire                                cmos1_href_16bit/* synthesis PAP_MARK_DEBUG="1" */;
wire                                cmos1_pclk_16bit;
wire[15:0]                          cmos2_d_16bit       /*synthesis PAP_MARK_DEBUG="1"*/;
wire                                cmos2_href_16bit    /*synthesis PAP_MARK_DEBUG="1"*/;
wire                                cmos2_pclk_16bit    /*synthesis PAP_MARK_DEBUG="1"*/;
/******************************reg********************************************/
reg [11 : 0]              de_in_cnt    /* synthesis PAP_MARK_DEBUG="1" */;
reg                       de_in_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       de_in_d1     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       vs_in_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       vs_in_d1     /* synthesis PAP_MARK_DEBUG="1" */;
reg [3 : 0]               de_in_state  /* synthesis PAP_MARK_DEBUG="1" */;

reg                       zoom_vs_in_d0   ;
reg                       zoom_vs_in_d1   ;
reg                       zoom_de_in_d0   ;
reg                       zoom_de_in_d1   ;
reg [11 : 0]              zoom_de_in_cnt  /* synthesis PAP_MARK_DEBUG="1" */;
reg [3 : 0]               zoom_de_in_state;

reg [11 : 0]              de_out_cnt    /* synthesis PAP_MARK_DEBUG="1" */;
reg                       r_de_out_d0   /* synthesis PAP_MARK_DEBUG="1" */;
reg                       r_vs_out_d0   /* synthesis PAP_MARK_DEBUG="1" */;
reg                       de_out_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       de_out_d1     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       vs_out_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       vs_out_d1     /* syntqqhesis PAP_MARK_DEBUG="1" */;
reg [3 : 0]               de_out_state  /* synthesis PAP_MARK_DEBUG="1" */;
reg [11 : 0]              r_x_act_d0    /* synthesis PAP_MARK_DEBUG="1" */;
reg [11 : 0]              r_x_act       /* synthesis PAP_MARK_DEBUG="1" */;
reg                       video0_rd_en/* synthesis PAP_MARK_DEBUG="1" */;
reg                       video1_rd_en/* synthesis PAP_MARK_DEBUG="1" */;
reg                       video2_rd_en/* synthesis PAP_MARK_DEBUG="1" */;
reg                       video3_rd_en/* synthesis PAP_MARK_DEBUG="1" */;
reg                       video_pre_rd_flag/* synthesis PAP_MARK_DEBUG="1" */;
wire                      w_video_pre_rd_flag;
assign w_video_pre_rd_flag = video_pre_rd_flag;
reg                        v_sync_flag;
reg [15:0]                rstn_1ms       ;
 
reg [7:0]                   cmos1_d_d0          ;
reg                         cmos1_href_d0       ;
reg                         cmos1_vsync_d0      ;
reg [7:0]                   cmos2_d_d0          /*synthesis PAP_MARK_DEBUG="1"*/;
reg                         cmos2_href_d0       /*synthesis PAP_MARK_DEBUG="1"*/;
reg                         cmos2_vsync_d0      /*synthesis PAP_MARK_DEBUG="1"*/;

reg [2:0]                   out_state            /*synthesis PAP_MARK_DEBUG="1"*/;
/******************************assign********************************************/


assign des_mac       = DES_MAC;
assign des_ip        = DES_IP;

assign rgb_in[31:24] = r_in;
assign rgb_in[23:22] = 2'd0;
assign rgb_in[21:14] = g_in;
assign rgb_in[13:12] = 2'd0;
assign rgb_in[11: 4] = b_in;
assign rgb_in[3 : 2] = 2'd0;
assign rgb_in[1 : 0] = 2'd0;
//assign rgb_in = de_in ? {r_in[7:3] , g_in[7:2] , b_in[7:3]} : 16'b0;
assign eth_rst_n_0 = ddr_ip_rst_n;
assign all_pll_lock = pll_init_done && pll_lock;
assign color_rstn = hdmi_rst;

//assign de_out                 =       ddr_init_done? 1'b1 : 1'b0;
/******************************always********************************************/
/******************************instant********************************************/


always @(posedge pix_clk_in) begin
    if(!ddr_ip_rst_n) begin  
        vs_in_d0 <= 'd0;
        vs_in_d1 <= 'd0;
        de_in_d0 <= 'd0;
        de_in_d1 <= 'd0;
        de_in_cnt <= 'd0; 
        de_in_state <= 0;
    end
    else begin
       case(de_in_state) 
            DE_IN_WAIT:
            begin
                vs_in_d0 <= vs_in;
                vs_in_d1 <= vs_in_d0;
                if(!vs_in_d0 && vs_in_d1) begin
                    de_in_state <= DE_IN_CNT;
                end
            end
            DE_IN_CNT:
            begin
                de_in_d0 <= de_in;
                de_in_d1 <= de_in_d0;
                if(de_in_d0 && !de_in_d1) begin
                    de_in_cnt <= de_in_cnt + 1'd1;
                end
                else if(de_in_cnt == VIDEO_HIGTH) begin
                    de_in_state <= DE_IN_END;
                end
            end
            DE_IN_END:
            begin
                vs_in_d0 <= vs_in;
                vs_in_d1 <= vs_in_d0;
                if(vs_in_d0 && !vs_in_d1) begin
                    de_in_cnt <= 'd0;
                    de_in_state <= DE_IN_WAIT;
                end
            end
        endcase  
    end
end

always @(posedge pix_clk_in) begin
    if(!ddr_ip_rst_n) begin  
        zoom_vs_in_d0    <= 'd0;
        zoom_vs_in_d1    <= 'd0;
        zoom_de_in_d0    <= 'd0;
        zoom_de_in_d1    <= 'd0;
        zoom_de_in_cnt   <= 'd0; 
        zoom_de_in_state <= 0;
    end
    else begin
       case(zoom_de_in_state) 
            DE_IN_WAIT:
            begin
                zoom_vs_in_d0 <= vs_in;
                zoom_vs_in_d1 <= zoom_vs_in_d0;
                if(!zoom_vs_in_d0 && zoom_vs_in_d1) begin
                    zoom_de_in_state <= DE_IN_CNT;
                end
            end
            DE_IN_CNT:
            begin
                zoom_de_in_d0 <= zoom_de_out;
                zoom_de_in_d1 <= zoom_de_in_d0;
                if(zoom_de_in_d0 && !zoom_de_in_d1) begin
                    zoom_de_in_cnt <= zoom_de_in_cnt + 1'd1;
                end
                else if(zoom_de_in_cnt == ZOOM_VIDEO_HIGTH) begin
                    zoom_de_in_state <= DE_IN_END;
                end
            end
            DE_IN_END:
            begin
                zoom_vs_in_d0 <= vs_in;
                zoom_vs_in_d1 <= zoom_vs_in_d0;
                if(vs_in_d0 && !vs_in_d1) begin
                    zoom_de_in_cnt <= 'd0;
                    zoom_de_in_state <= DE_IN_WAIT;
                end
            end
        endcase  
    end
end

always @(posedge pix_clk_out) begin
    if(!ddr_ip_rst_n) begin  
        vs_out_d0 <= 'd0;
        vs_out_d1 <= 'd0;
        de_out_d0 <= 'd0;
        de_out_d1 <= 'd0;
        de_out_cnt <= 'd0; 
        de_out_state <= 'd0;
    end
    else begin
       case(de_out_state) 
            DE_OUT_WAIT:
            begin
                vs_out_d0 <= vs_out;
                vs_out_d1 <= vs_out_d0;
                if(!vs_out_d0 && vs_out_d1) begin
                    de_out_state <= DE_OUT_CNT;
                end
            end
            DE_OUT_CNT:
            begin
                de_out_d0 <= de_out;
                de_out_d1 <= de_out_d0;
                if (de_out_d0 && !de_out_d1) begin
                    de_out_cnt <= de_out_cnt + 1'd1;
                end
                else if(de_out_cnt == VIDEO_HIGTH) begin
                    de_out_state <= DE_OUT_END;
                end
            end
            DE_OUT_END:
            begin
                vs_out_d0 <= vs_out;
                vs_out_d1 <= vs_out_d0;
                if(vs_out_d0 && !vs_out_d1) begin
                    de_out_cnt <= 'd0;
                    de_out_state <= DE_OUT_WAIT;
                end
            end
        endcase  
    end
end


/* legacy display-output path disabled for color-bar test */


always @(posedge iic_clk)begin
	if(!all_pll_lock)
	    rstn_1ms <= 16'd0;
	else begin
		if(rstn_1ms == 16'h2710)
		    rstn_1ms <= rstn_1ms;
		else
		    rstn_1ms <= rstn_1ms + 1'b1;
	end
end
assign hdmi_rst = (rstn_1ms == 16'h2710);
hdmi_ctrl user_hdmi_ctrl(
    .clk         (  iic_clk    ), //input       clk,
    .rst_n       (  hdmi_rst   ), //input       rstn, 
    .init_over   (  hdmi_int_led  ), //output      init_over,
    .iic_tx_scl  (  iic_tx_scl ), //output      iic_scl,
    .iic_tx_sda  (  iic_tx_sda ), //inout       iic_sda
    .iic_scl     (  iic_scl    ), //output      iic_scl,
    .iic_sda     (  iic_sda    )  //inout       iic_sda
);


ov5640_reg_cfg_0	coms1_reg_config(
	.clk_25M                 (clk_25M            ),//input
	.camera_rstn             (cmos1_reset        ),//input
	.initial_en              (initial_en         ),//input		
	.i2c_sclk                (cmos1_scl          ),//output
	.i2c_sdat                (cmos1_sda          ),//inout
	.reg_conf_done           (cmos_init_done[0]  ),//output config_finished
	.reg_index               (                   ),//output reg [8:0]
	.clock_20k               (                   ) //output reg
);
//CMOS2 Camera 
ov5640_reg_config	coms2_reg_config(
    	.clk_25M                 (clk_25M            ),//input
    	.camera_rstn             (cmos2_reset        ),//input
    	.initial_en              (initial_en         ),//input		
    	.i2c_sclk                (cmos2_scl          ),//output
    	.i2c_sdat                (cmos2_sda          ),//inout
    	.reg_conf_done           (cmos_init_done[1]  ),//output config_finished
    	.reg_index               (                   ),//output reg [8:0]
    	.clock_20k               (                   ) //output reg
    );
ov5640_power_on_delay	power_on_delay_inst(
	.clk_50M                 (ref_clk        ),//input
	.reset_n                 (ddr_ip_rst_n           ),//input	
	.camera1_rstn            (cmos1_reset    ),//output
	.camera2_rstn            (cmos2_reset    ),//output	
	.camera_pwnd             (               ),//output
	.initial_en              (initial_en     ) //output		
);

//CMOS1
always@(posedge cmos1_pclk)
    begin
        cmos1_d_d0        <= cmos1_data    ;
        cmos1_href_d0     <= cmos1_href    ;
        cmos1_vsync_d0    <= cmos1_vsync   ;
    end

cmos_8_16bit cmos1_8_16bit(
	.pclk           (cmos1_pclk       ),//input
	.rst_n          (cmos_init_done[0]),//input
	.pdata_i        (cmos1_d_d0       ),//input[7:0]
	.de_i           (cmos1_href_d0    ),//input
	.vs_i           (cmos1_vsync_d0    ),//input
	
	.pixel_clk      (cmos1_pclk_16bit ),//output
	.pdata_o        (cmos1_d_16bit    ),
	.de_o           (cmos1_href_16bit ) //output
);
//CMOS2
always@(posedge cmos2_pclk)
    begin
        cmos2_d_d0        <= cmos2_data    ;
        cmos2_href_d0     <= cmos2_href    ;
        cmos2_vsync_d0    <= cmos2_vsync   ;
    end

cmos_8_16bit cmos2_8_16bit(
	.pclk           (cmos2_pclk       ),//input
	.rst_n          (cmos_init_done[1]),//input
	.pdata_i        (cmos2_d_d0       ),//input[7:0]
	.de_i           (cmos2_href_d0    ),//input
	.vs_i           (cmos2_vsync_d0    ),//input
	
	.pixel_clk      (cmos2_pclk_16bit ),//output
	.pdata_o        (cmos2_d_16bit    ),//output[15:0]
	.de_o           (cmos2_href_16bit ) //output
);

 

ipsxb_rst_sync_v1_1 u_core_clk_rst_sync(
    .clk                        (ref_clk        ),
    .rst_n                      (rst_board       ),
    .sig_async                  (1'b1),
    .sig_synced                 (ddr_ip_rst_n   )
);


axi_m_arbitration #(
    .VIDEO_LENGTH     (VIDEO_LENGTH)                    ,
    .VIDEO_HIGTH      (VIDEO_HIGTH)                     ,
    .ZOOM_VIDEO_LENGTH(ZOOM_VIDEO_LENGTH )              ,
    .ZOOM_VIDEO_HIGTH (ZOOM_VIDEO_HIGTH )               ,
    .PIXEL_WIDTH      (PIXEL_WIDTH  )                            ,
	.CTRL_ADDR_WIDTH  (CTRL_ADDR_WIDTH  )                            ,
	.DQ_WIDTH	     (DQ_WIDTH  )                            ,
    .M_AXI_BRUST_LEN  (M_AXI_BRUST_LEN   )
)
user_axi_m_arbitration (
	.DDR_INIT_DONE           (ddr_init_done),
	.M_AXI_ACLK              (ddr_ip_clk   ),
	.M_AXI_ARESETN           (ddr_ip_rst_n  && ddr_init_done),
     .pix_clk_out             (pix_clk_out),//1080p 148.5m
      
	
	.M_AXI_AWID              (M_AXI_AWID   ),
	.M_AXI_AWADDR            (M_AXI_AWADDR ),
//	.M_AXI_AWLEN             (),
	.M_AXI_AWUSER            (M_AXI_AWUSER ),
	.M_AXI_AWVALID           (M_AXI_AWVALID),
	.M_AXI_AWREADY           (M_AXI_AWREADY),
	
	.M_AXI_WDATA             (M_AXI_WDATA),
	.M_AXI_WSTRB             (M_AXI_WSTRB),
	.M_AXI_WLAST             (M_AXI_WLAST),
	.M_AXI_WUSER             (M_AXI_WUSER),
	.M_AXI_WREADY            (M_AXI_WREADY),
                                                             
	
	.M_AXI_ARID              (M_AXI_ARID),
    .M_AXI_ARUSER            (M_AXI_ARUSER),
	.M_AXI_ARADDR            (M_AXI_ARADDR),
//	.M_AXI_ARLEN             (),
	.M_AXI_ARVALID           (M_AXI_ARVALID),
	.M_AXI_ARREADY           (M_AXI_ARREADY),
	
	.M_AXI_RID               (M_AXI_RID   ),
	.M_AXI_RDATA             (M_AXI_RDATA ),
	.M_AXI_RLAST             (M_AXI_RLAST ),
	.M_AXI_RVALID            (M_AXI_RVALID),
    //video
    .vs_in                   (vs_in       ),
    .vs_out                  (vs_out      ),

    .video0_clk_in           (pix_clk_in),                                                                                                                  
    .video0_de_in            (zoom_de_out    ),
    .video0_data_in          (zoom_data_out  ),
    .video0_rd_en            (video0_rd_en   ),
    .video0_data_out         (video0_data_out),
    .fram0_done              (fram0_done     ),
    .video0_vs_in            (vs_in ),

    .video1_clk_in           (pix_clk_in),                                                               
    .video1_de_in            (zoom_de_out    ),
    .video1_data_in          (zoom_data_out  ),
    .video1_rd_en            (video1_rd_en   ),
    .video1_data_out         (video1_data_out),
    .fram1_done              (fram1_done     ),
    .video1_vs_in            (vs_in ),
    //.video1_clk_in           (rgmii_clk_0    ),    
    //.video1_de_in            (eth0_rx_de     ),
    //.video1_data_in          ({eth0_rx_data[15:11],5'b0,eth0_rx_data[10:5],4'b0,eth0_rx_data[4:0],7'b0} ),
    //.video1_rd_en            (video1_rd_en   ),
    //.video1_data_out         (video1_data_out),
    //.fram1_done              (fram1_done     ),
    

    .video2_clk_in           (cmos1_pclk_16bit),                       
    .video2_de_in            (cmos1_href_16bit ),
    .video2_data_in          ({cmos1_d_16bit[4:0],5'b0,cmos1_d_16bit[10:5],4'b0,cmos1_d_16bit[15:11],7'b0}),//27
    .video2_rd_en            (video2_rd_en   ),
    .video2_data_out         (video2_data_out),
    .fram2_done              (fram2_done     ),
    .video2_vs_in            (cmos1_vsync_d0 ),

    .video3_clk_in           (cmos2_pclk_16bit),                       
    .video3_de_in            (cmos2_href_16bit    ),
    .video3_data_in          ({cmos2_d_16bit[4:0],5'b0,cmos2_d_16bit[10:5],4'b0,cmos2_d_16bit[15:11],7'b0}  ),
    .video3_rd_en            (video3_rd_en   ),
    .video3_data_out         (video3_data_out),
    .fram3_done              (fram3_done     ),
    .video3_vs_in            (cmos2_vsync_d0 ),
    
    .wr_addr_min             (RW_ADDR_MIN),
    .wr_addr_max             (RW_ADDR_MAX), 
    .y_act                   (y_act)        , 
    .x_act                   (x_act)  

);

sync_generator user_sync_gen(
    .clk       (pix_clk_out ),
    .rstn      (ddr_ip_rst_n && ddr_init_done),
    .vs_out    (vs_out),
    .hs_out    (hs_out),
    .de_out    (de_out),
    .de_re     (),
    .x_act     (x_act),
    .y_act     (y_act)
);

video_zoom hdmi_video_zoom(
    .clk                (pix_clk_in),
    .rstn               (ddr_ip_rst_n && ddr_init_done),
    .vs_in              (vs_in                        ) ,
    .hs_in              (hs_in                        ) ,
    .de_in              (de_in                        ) ,
    .video_data_in      (rgb_in                       ),
    .de_out             (zoom_de_out                  ),
    .video_data_out     (zoom_data_out                )
   );


pll_cfg user_pll_cfg (
  .clkin1(ref_clk),        // input
  .pll_lock(pll_init_done),    // output
  .clkout0(iic_clk),      // output
  .clkout1(clk_25M)       // output
);

pll_video_out user_pll_video_out (
  .clkin1(ref_clk),        // input
  .pll_lock(pll_lock),    // output
  .clkout0(pix_clk_out)       // output
);


reg [11 : 0]              cmos1_de_in_cnt    /* synthesis PAP_MARK_DEBUG="1" */;
reg [11 : 0]              cmos1_h_cnt        /* synthesis PAP_MARK_DEBUG="1" */;

reg                       cmos1_de_in_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       cmos1_de_in_d1     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       cmos1_vs_in_d0     /* synthesis PAP_MARK_DEBUG="1" */;
reg                       cmos1_vs_in_d1     /* synthesis PAP_MARK_DEBUG="1" */;
reg [3 : 0]               cmos1_de_in_state  /* synthesis PAP_MARK_DEBUG="1" */;

always @(posedge cmos1_pclk_16bit) begin
    if(!ddr_ip_rst_n) begin  
        cmos1_vs_in_d0 <= 'd0;
        cmos1_vs_in_d1 <= 'd0;
        cmos1_de_in_d0 <= 'd0;
        cmos1_de_in_d1 <= 'd0;
        cmos1_de_in_cnt <= 'd0; 
        cmos1_de_in_state <= 'd0;
        cmos1_h_cnt     <= 'd0;
    end
    else begin
       case(cmos1_de_in_state) 
            DE_IN_WAIT:
            begin
                cmos1_vs_in_d0 <= cmos1_vsync;
                cmos1_vs_in_d1 <= cmos1_vs_in_d0;
                if(!cmos1_vs_in_d0 && cmos1_vs_in_d1) begin
                    cmos1_de_in_state <= DE_IN_CNT;
                end
            end
            DE_IN_CNT:
            begin
                cmos1_de_in_d0 <= cmos1_href_16bit;
                cmos1_de_in_d1 <= cmos1_de_in_d0;
                if(cmos1_de_in_d0 && !cmos1_de_in_d1) begin
                    cmos1_de_in_cnt <= cmos1_de_in_cnt + 1'd1;
                end
                if(cmos1_href_16bit) begin
                    cmos1_h_cnt <= cmos1_h_cnt +'d1;
                end
                else begin
                    cmos1_h_cnt <= 'd0;
                end
                cmos1_vs_in_d0 <= cmos1_vsync;
                cmos1_vs_in_d1 <= cmos1_vs_in_d0;
                if(cmos1_vs_in_d0 && !cmos1_vs_in_d1) begin
                    cmos1_de_in_cnt <= 'd0;
                    cmos1_de_in_state <= DE_IN_WAIT;
                end
            end
        endcase  
    end
end

ddr_test  #
  (
   //***************************************************************************
   // The following parameters are Memory Feature
   //***************************************************************************
   .MEM_ROW_WIDTH          (MEM_ROW_ADDR_WIDTH),     
   .MEM_COLUMN_WIDTH       (MEM_COL_ADDR_WIDTH),     
   .MEM_BANK_WIDTH         (MEM_BADDR_WIDTH   ),     
   .MEM_DQ_WIDTH           (MEM_DQ_WIDTH      ),     
   .MEM_DM_WIDTH           (MEM_DM_WIDTH      ),     
   .MEM_DQS_WIDTH          (MEM_DQS_WIDTH     ),     
   .CTRL_ADDR_WIDTH        (CTRL_ADDR_WIDTH   )     
  )
  I_ipsxb_ddr_top(
   .ref_clk                (ref_clk                ),
   .resetn                 (ddr_ip_rst_n           ),
   .ddr_init_done          (ddr_init_done          ),
   .ddrphy_clkin           (ddr_ip_clk             ),
   .pll_lock               (ddr_pll_lock               ), 
    
   .axi_awaddr             (M_AXI_AWADDR           ),
   .axi_awuser_ap          (M_AXI_AWUSER           ),
   .axi_awuser_id          (M_AXI_AWID             ),
   .axi_awlen              (M_AXI_BRUST_LEN        ),
   .axi_awready            (M_AXI_AWREADY          ),
   .axi_awvalid            (M_AXI_AWVALID          ),
    
   .axi_wdata              (M_AXI_WDATA            ),
   .axi_wstrb              (M_AXI_WSTRB            ),
   .axi_wready             (M_AXI_WREADY           ),
   .axi_wusero_id          (M_AXI_WUSER            ),
   .axi_wusero_last        (M_AXI_WLAST            ),
    
   .axi_araddr             (M_AXI_ARADDR           ),
   .axi_aruser_ap          (M_AXI_ARUSER           ),
   .axi_aruser_id          (M_AXI_ARID             ),
   .axi_arlen              (M_AXI_BRUST_LEN        ),
   .axi_arready            (M_AXI_ARREADY          ),
   .axi_arvalid            (M_AXI_ARVALID          ),
    
   .axi_rdata              (M_AXI_RDATA             ),
   .axi_rid                (M_AXI_RID            ),
   .axi_rlast              (M_AXI_RLAST            ),
   .axi_rvalid             (M_AXI_RVALID           ),

   .apb_clk                (1'b0                   ),
   .apb_rst_n              (1'b1                   ),
   .apb_sel                (1'b0                   ),
   .apb_enable             (1'b0                   ),
   .apb_addr               (8'b0                   ),
   .apb_write              (1'b0                   ),
   .apb_ready              (                       ),
   .apb_wdata              (16'b0                  ),
   .apb_rdata              (                       ),
   .apb_int                (                       ),
   .debug_data             (                       ),
   .debug_slice_state      (                       ),
   .debug_calib_ctrl       (                       ),
   .ck_dly_set_bin         (                       ),
   .force_ck_dly_en        (1'b0                   ),
   .force_ck_dly_set_bin   (8'h05                  ),
   .dll_step               (                       ),
   .dll_lock               (                       ),
   .init_read_clk_ctrl     (2'b0                   ),                                                       
   .init_slip_step         (4'b0                   ), 
   .force_read_clk_ctrl    (1'b0                   ),  
   .ddrphy_gate_update_en  (1'b0                   ),
   .update_com_val_err_flag(                       ),
   .rd_fake_stop           (1'b0                   ),
    
   .mem_rst_n              (mem_rst_n              ),
   .mem_ck                 (mem_ck                 ),
   .mem_ck_n               (mem_ck_n               ),
   .mem_cke                (mem_cke                ),
   .mem_cs_n               (mem_cs_n               ),
   .mem_ras_n              (mem_ras_n              ),
   .mem_cas_n              (mem_cas_n              ),
   .mem_we_n               (mem_we_n               ),
   .mem_odt                (mem_odt                ),
   .mem_a                  (mem_a                  ),
   .mem_ba                 (mem_ba                 ),
   .mem_dqs                (mem_dqs                ),
   .mem_dqs_n              (mem_dqs_n              ),
   .mem_dq                 (mem_dq                 ),
   .mem_dm                 (mem_dm                 )
  );

wire         video_enhance_vs_out;
wire         video_enhance_hs_out;
wire         video_enhance_de_out;
wire [7 : 0] video_enhance_r_out;
wire [7 : 0] video_enhance_g_out;
wire [7 : 0] video_enhance_b_out;

wire [7  : 0]    video_enhance_lightdown_num;
wire             video_enhance_lightdown_sw ;
wire [7  : 0]    video_enhance_darkup_num   ;
wire             video_enhance_darkup_sw    ;

wire                    eth_zoom_de_out/* synthesis PAP_MARK_DEBUG="1" */;
wire [31 : 0]           eth_zoom_data_out;
wire [31 : 0]           eth_zoom_data__in;
assign eth_zoom_data__in = {video_enhance_r_out,2'b0,video_enhance_g_out,2'b0,video_enhance_b_out,4'b0};

video_zoom eth_video_zoom(
 .clk                (pix_clk_out),
 .rstn               (rst_board),
 .vs_in              (video_enhance_vs_out                        ) ,
 .hs_in              (video_enhance_hs_out                        ) ,
 .de_in              (video_enhance_de_out                        ) ,
 .video_data_in      (eth_zoom_data__in                    ),
 .de_out             (eth_zoom_de_out                  ),
 .video_data_out     (eth_zoom_data_out                )
);

video_enhance u_video_enhance(
.pix_clk(pix_clk_out),//input  wire            
.vs_in  (r_vs_out),//input  wire            
.hs_in  (),//input  wire            
.de_in  (r_de_out),//input  wire         zoom_de_out              
.r_in   (r_r_out),//input  wire [7 : 0] zoom_data_out[31 : 24]   
.g_in   (r_g_out),//input  wire [7 : 0] zoom_data_out[21 : 14]   
.b_in   (r_b_out),//input  wire [7 : 0] zoom_data_out[11 :  4]
   
.vs_out (video_enhance_vs_out  ),//output wire                               
.hs_out (video_enhance_hs_out  ),//output wire            
.de_out (video_enhance_de_out  ),//output wire            
.r_out  (video_enhance_r_out   ),//output wire [7 : 0]    
.g_out  (video_enhance_g_out   ),//output wire [7 : 0]    
.b_out  (video_enhance_b_out   ), //output wire [7 : 0]    
.video_enhance_lightdown_num (video_enhance_lightdown_num),//input wire [7 : 0]            
.video_enhance_lightdown_sw  (video_enhance_lightdown_sw ),//input wire                    
.video_enhance_darkup_num    (video_enhance_darkup_num   ),//input wire [7 : 0]            
.video_enhance_darkup_sw     (video_enhance_darkup_sw    )//input wire                            
   );



parameter   X_WIDTH = 4'd12;
parameter   Y_WIDTH = 4'd12;    

//MODE_1080p
    parameter V_TOTAL = 12'd1125;
    parameter V_FP = 12'd4;
    parameter V_BP = 12'd36;
    parameter V_SYNC = 12'd5;
    parameter V_ACT = 12'd1080;
    parameter H_TOTAL = 12'd2200;
    parameter H_FP = 12'd88;
    parameter H_BP = 12'd148;
    parameter H_SYNC = 12'd44;
    parameter H_ACT = 12'd1920;
    parameter HV_OFFSET = 12'd0;


    wire [X_WIDTH - 1'b1:0]     act_x      ;
    wire [Y_WIDTH - 1'b1:0]     act_y      ;    
    wire                        hs_rgb         ;
    wire                        vs_rgb         ;
    wire                        de_rgb         ;




    sync_vg #(
        .X_BITS               (  X_WIDTH              ), 
        .Y_BITS               (  Y_WIDTH              ),
        .V_TOTAL              (  V_TOTAL              ),//                        
        .V_FP                 (  V_FP                 ),//                        
        .V_BP                 (  V_BP                 ),//                        
        .V_SYNC               (  V_SYNC               ),//                        
        .V_ACT                (  V_ACT                ),//                        
        .H_TOTAL              (  H_TOTAL              ),//                        
        .H_FP                 (  H_FP                 ),//                        
        .H_BP                 (  H_BP                 ),//                        
        .H_SYNC               (  H_SYNC               ),//                        
        .H_ACT                (  H_ACT                ) //                        
 
    ) sync_vg                                         
    (                                                 
        .clk                  (  pix_clk_out               ),//input                   clk,                                 
        .rstn                 (  color_rstn                ),//input                   rstn,                            
        .vs_out               (  vs_rgb                   ),//output reg              vs_out,                                                                                                                                      
        .hs_out               (  hs_rgb                   ),//output reg              hs_out,            
        .de_out               (  de_rgb                   ),//output reg              de_out,             
        .x_act                (  act_x                ),//output reg [X_BITS-1:0] x_out,             
        .y_act                (  act_y                ) //output reg [Y_BITS:0]   y_out,             
    );
    
	
wire 	vs_out_rgb;
wire 	hs_out_rgb;
wire 	de_out_rgb;
wire [7:0] r_out_rgb;
wire [7:0] g_out_rgb;
wire [7:0] b_out_rgb;
	
    pattern_vg #(
        .COCLOR_DEPP          (  8                    ), // Bits per channel
        .X_BITS               (  X_WIDTH              ),
        .Y_BITS               (  Y_WIDTH              ),
        .H_ACT                (  H_ACT                ),
        .V_ACT                (  V_ACT                )
    ) // Number of fractional bits for ramp pattern
    pattern_vg (
        .rstn                 (  color_rstn                ),//input                         rstn,                                                     
        .pix_clk              (  pix_clk_out               ),//input                         clk_in,  
        .act_x                (  act_x                ),//input      [X_BITS-1:0]       x,   
        // input video timing
        .vs_in                (  vs_rgb                   ),//input                         vn_in                        
        .hs_in                (  hs_rgb                   ),//input                         hn_in,                           
        .de_in                (  de_rgb                   ),//input                         dn_in,
        // test pattern image output                                                    
        .vs_out               (  vs_out_rgb               ),//output reg                    vn_out,                       
        .hs_out               (  hs_out_rgb               ),//output reg                    hn_out,                       
        .de_out               (  de_out_rgb               ),//output reg                    den_out,                      
        .r_out                (  r_out_rgb                ),//output reg [COCLOR_DEPP-1:0]  r_out,                      
        .g_out                (  g_out_rgb                ),//output reg [COCLOR_DEPP-1:0]  g_out,                       
        .b_out                (  b_out_rgb                ) //output reg [COCLOR_DEPP-1:0]  b_out   
    );





always@(posedge pix_clk_out )begin
	if(!color_rstn)begin
	r_vs_out <=  0; 
	r_hs_out <=  0; 
	r_de_out <=  0; 
	r_r_out <=  0; 
	r_g_out <=  0; 
	r_b_out <=  0;
	end	
	else
		begin 
		r_vs_out <=  vs_out_rgb; 
		r_hs_out <=  hs_out_rgb; 
		r_de_out <=  de_out_rgb; 
		r_r_out <=  r_out_rgb; 
		r_g_out <=  g_out_rgb; 
		r_b_out <=  b_out_rgb; 
		end		
end


////************************************    PCIE   ***********************************************


pcie_dma_ctrl u_pcie_dam_ctrl(
   .clk                (pclk_div2 ), //input wire   
   .pix_clk_out        (pix_clk_out),          
   .rstn               (rst_board), //input              
    
   .axis_master_tvalid (axis_master_tvalid), //input wire                
   .axis_master_tready (axis_master_tready), //output wire               
   .axis_master_tdata  (axis_master_tdata), //input wire    [127:0]     
   .axis_master_tkeep  (axis_master_tkeep), //input wire    [3:0]       
   .axis_master_tlast  (axis_master_tlast), //input wire                
   .axis_master_tuser  (axis_master_tuser), //input wire    [7:0]       
 
   .ep_bus_num         (cfg_pbus_num), //input  [7 : 0]         
   .ep_dev_num         (cfg_pbus_dev_num), //input  [4 : 0] 
        
   .AXIS_S_TREADY      (axis_slave2_tready ), //input                  
   .AXIS_S_TVALID      (axis_slave2_tvalid ), //output                 
   .AXIS_S_TDATA       (axis_slave2_tdata  ), //output [127:0]         
   .AXIS_S_TLAST       (axis_slave2_tlast  ), //output                 
   .AXIS_S_TUSER       (axis_slave2_tuser  ), //output 
   .hdmi_data_in       (pcie_data_out      ), // input 32bits
   .vs_in              (r_vs_out             ),                   
   .de_in              (r_de_out           ) ,
   .pcie_dma_enable    (pcie_dma_enable    ) ,
   .video_enhance_lightdown_num (video_enhance_lightdown_num),// output reg [7 : 0]        
   .video_enhance_lightdown_sw  (video_enhance_lightdown_sw ),// output reg                
   .video_enhance_darkup_num    (video_enhance_darkup_num   ),// output reg [7 : 0]        
   .video_enhance_darkup_sw     (video_enhance_darkup_sw    ) // output reg            
   );
 wire             pclk;
 wire             pclk_div2;
 wire             pcie_ref_clk;
 wire             axis_master_tvalid;
 wire             axis_master_tready;
 wire    [127:0]  axis_master_tdata /* synthesis PAP_MARK_DEBUG="1" */;
 wire    [3:0]    axis_master_tkeep;
 wire             axis_master_tlast;
 wire    [7:0]    axis_master_tuser;
 wire             axis_slave0_tvalid;
 wire             axis_slave0_tlast;
 wire             axis_slave0_tuser;
 wire    [127:0]  axis_slave0_tdata;
 wire             axis_slave1_tvalid;
 wire             axis_slave1_tlast;
 wire             axis_slave1_tuser;
 wire    [127:0]  axis_slave1_tdata;
 wire    [15: 0] pcie_data_out /* synthesis PAP_MARK_DEBUG="1" */;
//assign    pcie_data_out =  r_de_out?{r_r_out,r_g_out,r_b_out,'hdd} : 'd0;
assign    pcie_data_out =  r_de_out ? {r_r_out[7:3],r_g_out[7:2],r_b_out[7:3]} : 'd0;

//----------------------------------------------------------rst debounce ----------------------------------------------------------
//ASYNC RST  define IPSL_PCIE_SPEEDUP_SIM when simulation
hsst_rst_cross_sync_v1_0 #(
    `ifdef IPSL_PCIE_SPEEDUP_SIM
    .RST_CNTR_VALUE     (16'h10             )
    `else
    .RST_CNTR_VALUE     (16'hC000           )
    `endif
)
u_refclk_buttonrstn_debounce(
    .clk                (pcie_ref_clk            ),
    .rstn_in            (rst_board       ),
    .rstn_out           (sync_button_rst_n  )
);

hsst_rst_cross_sync_v1_0 #(
    `ifdef IPSL_PCIE_SPEEDUP_SIM
    .RST_CNTR_VALUE     (16'h10             )
    `else
    .RST_CNTR_VALUE     (16'hC000           )
    `endif
)
u_refclk_perstn_debounce(
    .clk                (pcie_ref_clk            ),
    .rstn_in            (pcie_perst_n            ),
    .rstn_out           (sync_perst_n       )
);

ipsl_pcie_sync_v1_0  u_ref_core_rstn_sync    (
    .clk                (pcie_ref_clk            ),
    .rst_n              (core_rst_n         ),
    .sig_async          (1'b1               ),
    .sig_synced         (ref_core_rst_n     )
);

ipsl_pcie_sync_v1_0  u_pclk_core_rstn_sync   (
    .clk                (pclk               ),
    .rst_n              (core_rst_n         ),
    .sig_async          (1'b1               ),
    .sig_synced         (s_pclk_rstn        )
);

ipsl_pcie_sync_v1_0  u_pclk_div2_core_rstn_sync   (
    .clk                (pclk_div2          ),
    .rst_n              (core_rst_n         ),
    .sig_async          (1'b1               ),
    .sig_synced         (s_pclk_div2_rstn   )
);
//axis slave 2 interface
wire            axis_slave2_tready      ;
wire            axis_slave2_tvalid      ;
wire    [127:0] axis_slave2_tdata       ;
wire            axis_slave2_tlast       ;
wire            axis_slave2_tuser       ;

wire    [7:0]   cfg_pbus_num            ;
wire    [4:0]   cfg_pbus_dev_num        ;
wire    [2:0]   cfg_max_rd_req_size     ;
wire    [2:0]   cfg_max_payload_size    ;
wire            cfg_rcb                 ;
wire            cfg_bus_master_en       ;
wire            pcie_dma_enable         ;
//system signal
wire    [4:0]   smlh_ltssm_state       /* synthesis PAP_MARK_DEBUG="1" */;
wire            core_rst_n             /* synthesis PAP_MARK_DEBUG="1" */;
wire            sync_button_rst_n      /* synthesis PAP_MARK_DEBUG="1" */;
wire            sync_perst_n           /* synthesis PAP_MARK_DEBUG="1" */;  
wire            smlh_link_up           /* synthesis PAP_MARK_DEBUG="1" */;
wire            rdlh_link_up           /* synthesis PAP_MARK_DEBUG="1" */; 
    

assign axis_slave0_tvalid      = 'd0;
assign axis_slave0_tlast       = 'd0;
assign axis_slave0_tuser       = 'd0;
assign axis_slave0_tdata       = 'd0;
assign axis_slave1_tvalid      = 'd0;
assign axis_slave1_tlast       = 'd0;
assign axis_slave1_tuser       = 'd0;
assign axis_slave1_tdata       = 'd0;
assign pcie_dma_enable         = cfg_bus_master_en && smlh_link_up && rdlh_link_up;

pcie_test u_ipsl_pcie_wrap
(
    .button_rst_n               (sync_button_rst_n      ),
    .power_up_rst_n             (sync_perst_n           ),
    .perst_n                    (sync_perst_n           ),
    //clk and rst
    .free_clk                   (ref_clk               ),
    .pclk                       (pclk                   ),      //output
    .pclk_div2                  (pclk_div2              ),      //output
    .ref_clk                    (pcie_ref_clk                ),      //output
    .ref_clk_n                  (ref_clk_n              ),      //input
    .ref_clk_p                  (ref_clk_p              ),      //input
    .core_rst_n                 (core_rst_n             ),      //output
    
    //APB interface to  DBI cfg
//  .p_clk                      (ref_clk                ),      //input
    .p_sel                      (                       ),      //input
    .p_strb                     (                       ),      //input  [ 3:0]
    .p_addr                     (                       ),      //input  [15:0]
    .p_wdata                    (                       ),      //input  [31:0]
    .p_ce                       (                       ),      //input
    .p_we                       (                       ),      //input
    .p_rdy                      (                       ),      //output
    .p_rdata                    (                       ),      //output [31:0]
    
    //PHY diff signals
    .rxn                        (rxn                    ),      //input   max[3:0]
    .rxp                        (rxp                    ),      //input   max[3:0]
    .txn                        (txn                    ),      //output  max[3:0]
    .txp                        (txp                    ),      //output  max[3:0]
    
    .pcs_nearend_loop           (1'b0                   ),      //input
    .pma_nearend_ploop          (1'b0                   ),      //input
    .pma_nearend_sloop          (1'b0                   ),      //input
    
    //AXIS master interface
    .axis_master_tvalid         (axis_master_tvalid     ),      //output
    .axis_master_tready         (axis_master_tready     ),      //input
    .axis_master_tdata          (axis_master_tdata      ),      //output [127:0]
    .axis_master_tkeep          (axis_master_tkeep      ),      //output [3:0]
    .axis_master_tlast          (axis_master_tlast      ),      //output
    .axis_master_tuser          (axis_master_tuser      ),      //output [7:0]
    
    //axis slave 0 interface
    .axis_slave0_tready         (axis_slave0_tready     ),      //output
    .axis_slave0_tvalid         (axis_slave0_tvalid     ),      //input
    .axis_slave0_tdata          (axis_slave0_tdata      ),      //input  [127:0]
    .axis_slave0_tlast          (axis_slave0_tlast      ),      //input
    .axis_slave0_tuser          (axis_slave0_tuser      ),      //input
    
    //axis slave 1 interface
    .axis_slave1_tready         (axis_slave1_tready     ),      //output
    .axis_slave1_tvalid         (axis_slave1_tvalid     ),      //input
    .axis_slave1_tdata          (axis_slave1_tdata      ),      //input  [127:0]
    .axis_slave1_tlast          (axis_slave1_tlast      ),      //input
    .axis_slave1_tuser          (axis_slave1_tuser      ),      //input
    //axis slave 2 interface
    .axis_slave2_tready         (axis_slave2_tready     ),      //output
    .axis_slave2_tvalid         (axis_slave2_tvalid     ),      //input
    .axis_slave2_tdata          (axis_slave2_tdata      ),      //input  [127:0]
    .axis_slave2_tlast          (axis_slave2_tlast      ),      //input
    .axis_slave2_tuser          (axis_slave2_tuser      ),      //input
     
    .pm_xtlh_block_tlp          (                       ),      //output
    
    .cfg_send_cor_err_mux       (                       ),      //output
    .cfg_send_nf_err_mux        (                       ),      //output
    .cfg_send_f_err_mux         (                       ),      //output
    .cfg_sys_err_rc             (                       ),      //output
    .cfg_aer_rc_err_mux         (                       ),      //output
    //radm timeout
    .radm_cpl_timeout           (                       ),      //output
    
    //configuration signals
    .cfg_max_rd_req_size        (cfg_max_rd_req_size    ),      //output [2:0]
    .cfg_bus_master_en          (cfg_bus_master_en       ),      //output
    .cfg_max_payload_size       (cfg_max_payload_size   ),      //output [2:0]
    .cfg_ext_tag_en             (                       ),      //output
    .cfg_rcb                    (cfg_rcb                ),      //output
    .cfg_mem_space_en           (                       ),      //output
    .cfg_pm_no_soft_rst         (                       ),      //output
    .cfg_crs_sw_vis_en          (                       ),      //output
    .cfg_no_snoop_en            (                       ),      //output
    .cfg_relax_order_en         (                       ),      //output
    .cfg_tph_req_en             (                       ),      //output [2-1:0]
    .cfg_pf_tph_st_mode         (                       ),      //output [3-1:0]
    .rbar_ctrl_update           (                       ),      //output
    .cfg_atomic_req_en          (                       ),      //output
    
    .cfg_pbus_num               (cfg_pbus_num           ),      //output [7:0]
    .cfg_pbus_dev_num           (cfg_pbus_dev_num       ),      //output [4:0]
    
    //debug signals
    .radm_idle                  (                       ),      //output
    .radm_q_not_empty           (                       ),      //output
    .radm_qoverflow             (                       ),      //output
    .diag_ctrl_bus              (2'b0                   ),      //input   [1:0]
    .cfg_link_auto_bw_mux       (                       ),      //output              merge cfg_link_auto_bw_msi and cfg_link_auto_bw_int
    .cfg_bw_mgt_mux             (                       ),      //output              merge cfg_bw_mgt_int and cfg_bw_mgt_msi
    .cfg_pme_mux                (                       ),      //output              merge cfg_pme_int and cfg_pme_msi
    .app_ras_des_sd_hold_ltssm  (1'b0                   ),      //input
    .app_ras_des_tba_ctrl       (2'b0                   ),      //input   [1:0]
    
    .dyn_debug_info_sel         (4'b0                   ),      //input   [3:0]
    .debug_info_mux             (                       ),      //output  [132:0]
    
    //system signal
    .smlh_link_up               (smlh_link_up           ),      //output
    .rdlh_link_up               (rdlh_link_up           ),      //output
    .smlh_ltssm_state           (smlh_ltssm_state       )       //output  [4:0]
);

//assign rgb_in[31:24] = r_in;
//assign rgb_in[23:22] = 2'd0;
//assign rgb_in[21:14] = g_in;
//assign rgb_in[13:12] = 2'd0;
//assign rgb_in[11: 4] = b_in;
//assign rgb_in[3 : 2] = 2'd0;
//assign rgb_in[1 : 0] = 2'd0;
//rgb565
wire [15 : 0] eth0_img_data;
wire          eth0_img_de  ;
//assign eth0_img_de = zoom_de_out;
//assign eth0_img_data[15 : 11] = zoom_data_out[31 : 27];//r5 
//assign eth0_img_data[10 :  5] = zoom_data_out[21 : 16];//g6 
//assign eth0_img_data[4  :  0] = zoom_data_out[11 :  7];//b5 

wire [31 :  0] video1_data_in;
//assign video1_data_in [31 : 27] = 16'h0;
//assign video1_data_in [31 : 27] = eth0_rx_data[15 : 11];//r5
//assign video1_data_in [10 :  5] = eth0_rx_data[10 :  5];//g6
//assign video1_data_in [4  :  0] = eth0_rx_data[4  :  0];//b5
//assign video1_data_in[31 : 27] = eth0_rx_data[15 : 11];//r5
//assign video1_data_in[26 : 22] = 5'b0;//rxx
//assign video1_data_in[21 : 16] = eth0_rx_data[10 :  5];//g6
//assign video1_data_in[15 : 12] = 4'b0;//gxx
//assign video1_data_in[11 :  7] = eth0_rx_data[4  :  0];//b5
//assign video1_data_in[6  :  0] = 7'b0;//bxx


wire             rgmii_clk_0/* synthesis PAP_MARK_DEBUG="1" */;
wire             eth0_img_de/* synthesis PAP_MARK_DEBUG="1" */;
wire [15 : 0]    eth0_img_data/* synthesis PAP_MARK_DEBUG="1" */;
wire             tx_req/* synthesis PAP_MARK_DEBUG="1" */;
wire             udp_tx_done/* synthesis PAP_MARK_DEBUG="1" */;
wire             tx_start_en/* synthesis PAP_MARK_DEBUG="1" */;
wire [31 : 0]    tx_data    /* synthesis PAP_MARK_DEBUG="1" */;
wire [15 : 0]    tx_byte_num/* synthesis PAP_MARK_DEBUG="1" */;
wire             mac_tx_data_valid_0/* synthesis PAP_MARK_DEBUG="1" */;
wire [7  : 0]    mac_tx_data_0      /* synthesis PAP_MARK_DEBUG="1" */;
wire             mac_rx_error_0     /* synthesis PAP_MARK_DEBUG="1" */;
wire             mac_rx_data_valid_0/* synthesis PAP_MARK_DEBUG="1" */;
wire [7  : 0]    mac_rx_data_0      /* synthesis PAP_MARK_DEBUG="1" */;
wire             rec_pkt_done/* synthesis PAP_MARK_DEBUG="1" */;
wire             rec_en      /* synthesis PAP_MARK_DEBUG="1" */;
wire [31 : 0]    rec_data    /* synthesis PAP_MARK_DEBUG="1" */;
wire [15 : 0]    rec_byte_num/* synthesis PAP_MARK_DEBUG="1" */;

wire [15 : 0]    eth0_rx_data/* synthesis PAP_MARK_DEBUG="1" */;
wire [15 : 0]    vesa_debug_data/* synthesis PAP_MARK_DEBUG="1" */;
wire             eth0_rx_de  /* synthesis PAP_MARK_DEBUG="1" */;
wire             eth0_rx_vs  /* synthesis PAP_MARK_DEBUG="1" */;

vesa_debug 
#(
.PIX_WIGHT(16)
)
eth_vesa_debug(
.pix_clk  (pix_clk_in   ),//input wire    
.rstn     (rst_board    ),//input wire    
.vs       (vs_in        ),//input wire    
.de       (zoom_de_out  ),//input wire    
.vesa_data(vesa_debug_data) //output reg [15 : 0]   
);

eth_img_rec
//#(
//parameter integer PIXEL_WIDTH = 32                                   ,
//parameter integer VIDEO_LENGTH = 16'd960                             ,
//parameter integer VIDEO_HIGTH  = 16'd540                             
//)
eth0_img_rec(
.eth_rx_clk   (rgmii_clk_0  ),//input wire                         
.rstn         (rst_board    ),//input wire                         
.udp_date_rcev(rec_data     ),//input wire [31: 0]   
.udp_date_en  (rec_en       ),//input wire                         
.img_data_en  (eth0_rx_de  ),//output reg                         
.img_data_vs  (eth0_rx_vs  ),//output reg                         
.img_data     (eth0_rx_data) //output reg [15: 0]   
 );
  



eth_img_pkt eth0_img_pkt(    
    .rst_n              (rst_board       ), //input                    
    
    .cam_pclk           (pix_clk_out      ), 
    .img_vsync          (video_enhance_vs_out           ), 
    .img_data_en        (eth_zoom_de_out     ), //input  de               
    .img_data           ({eth_zoom_data_out[31 : 27],eth_zoom_data_out[21 : 16],eth_zoom_data_out[11 :  7]}), //input  [15:0]   //vesa_debug_data //eth0_img_data
    .transfer_flag      (1               ), //input                                        
    
    .eth_tx_clk         (rgmii_clk_0     ), //input                          
    .udp_tx_req         (tx_req          ), //input                
    .udp_tx_done        (udp_tx_done     ), //input                
    .udp_tx_start_en    (tx_start_en     ), //output  reg          
    .udp_tx_data        (tx_data         ), //output       [31:0]  
    .udp_tx_byte_num    (tx_byte_num     )  //output  reg  [15:0]  
    ); 
//ETH0_GMII_RGMII
gmii_to_rgmii eth0_gmii_to_rgmii(
   .rgmii_clk             (rgmii_clk_0       ),    
   .rst                   (rst_board         ),    // input        
    
   .mac_tx_data_valid     (mac_tx_data_valid_0),    // input        
   .mac_tx_data           (mac_tx_data_0      ),    // input [7:0]  
    
   .mac_rx_error          (mac_rx_error_0     ),    //output reg       
   .mac_rx_data_valid     (mac_rx_data_valid_0),    //output reg       
   .mac_rx_data           (mac_rx_data_0      ),    //output reg [7:0] 
   
   .rgmii_rxc             (eth_rgmii_rxc_0    ),    //input        
   .rgmii_rx_ctl          (eth_rgmii_rx_ctl_0 ),    //input        
   .rgmii_rxd             (eth_rgmii_rxd_0    ),    //input [3:0]  
   
   .rgmii_txc             (eth_rgmii_txc_0    ),    //output       
   .rgmii_tx_ctl          (eth_rgmii_tx_ctl_0 ),    //output       
   .rgmii_txd             (eth_rgmii_txd_0    )     //output [3:0] 
);


udp_top                                             
   #(
    .BOARD_MAC     (BOARD_MAC),      
    .BOARD_IP      (BOARD_IP ),
    .DES_MAC       (DES_MAC  ),
    .DES_IP        (DES_IP   )
    )
u_udp(
    .rst_n         (rst_board   ),  
    
    .gmii_rx_clk   (rgmii_clk_0         ),  
    .gmii_rx_dv    (mac_rx_data_valid_0 ),  
    .gmii_rxd      (mac_rx_data_0       ),  
    .gmii_tx_clk   (rgmii_clk_0         ),  
    .gmii_tx_en    (mac_tx_data_valid_0 ),  
    .gmii_txd      (mac_tx_data_0       ),  
    
    .rec_pkt_done  (rec_pkt_done        ),  
    .rec_en        (rec_en              ),  
    .rec_data      (rec_data            ),  
    .rec_byte_num  (rec_byte_num        ),  
    
    .tx_start_en   (tx_start_en         ),  
    .tx_data       (tx_data             ),  
    .tx_byte_num   (tx_byte_num         ),  
    .des_mac       (DES_MAC             ),  
    .des_ip        (DES_IP              ),  
    .tx_done       (udp_tx_done         ),  
    .tx_req        (tx_req              )   
    ); 


endmodule
