[INF:CM0023] Creating log file ../../build/regression/RangeSelect/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/RangeSelect/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/RangeSelect/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/RangeSelect/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:38
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
    |vpiName:tl_h2d_t
    |vpiInstance:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
    |vpiParent:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (source), id:5, line:3:19, endln:3:25, parent:tl_h2d_t, parID:0
      |vpiParent:
      \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
      |vpiName:source
      |vpiTypespec:
      \_logic_typespec: , id:4, line:3:7, endln:3:12
        |vpiRange:
        \_range: , id:1, line:3:14, endln:3:17, parent:tl_h2d_t, parID:0
          |vpiParent:
          \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
          |vpiLeftRange:
          \_constant: , id:2, line:3:14, endln:3:15, parID:1
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , id:1, line:3:14, endln:3:17, parent:tl_h2d_t, parID:0
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:3, line:3:16, endln:3:17, parID:1
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:1, line:3:14, endln:3:17, parent:tl_h2d_t, parID:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), id:40, line:6:13, endln:6:14, parent:work@top, parID:39
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiParent:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
  |vpiNet:
  \_logic_net: (work@top.b), id:41, line:7:13, endln:7:14, parent:work@top, parID:39
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiParent:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
  |vpiNet:
  \_logic_net: (work@top.c), id:42, line:8:10, endln:8:11, parent:work@top, parID:39
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
  |vpiNet:
  \_logic_net: (work@top.d), id:43, line:9:16, endln:9:17, parent:work@top, parID:39
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:39 dut.sv:1:1: , endln:11:10, parent:work@top, parID:38
  |vpiParent:
  \_design: (work@top), id:38
|uhdmtopModules:
\_module: work@top (work@top), id:44 dut.sv:1:1: , endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.c), id:23, line:8:10, endln:8:33, parent:work@top, parID:44
    |vpiTypespec:
    \_logic_typespec: , id:15, line:8:4, endln:8:9
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiVisibility:1
    |vpiExpr:
    \_hier_path: (a[0].source[6-:2]), id:16, line:8:14, endln:8:33
      |vpiName:a[0].source[6-:2]
      |vpiActual:
      \_bit_select: (a), id:18, line:8:14, endln:8:15, parent:a[0].source[6-:2], parID:16
        |vpiParent:
        \_hier_path: (a[0].source[6-:2]), id:16, line:8:14, endln:8:33
        |vpiName:a
        |vpiIndex:
        \_constant: , id:17, line:8:16, endln:8:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_indexed_part_select: , id:21, line:8:19, endln:8:32, parent:source, parID:22
        |vpiParent:
        \_ref_obj: source (source), id:22
          |vpiFullName:source
          |vpiDefName:source
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_constant: , id:19, line:8:26, endln:8:27
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , id:20, line:8:31, endln:8:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top), id:44 dut.sv:1:1: , endln:11:10
  |vpiVariables:
  \_logic_var: (work@top.d), id:37, line:9:16, endln:9:36, parent:work@top, parID:44
    |vpiTypespec:
    \_logic_typespec: , id:27, line:9:4, endln:9:9
      |vpiRange:
      \_range: , id:24, line:9:11, endln:9:14
        |vpiLeftRange:
        \_constant: , id:25, line:9:11, endln:9:12, parID:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:24, line:9:11, endln:9:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:26, line:9:13, endln:9:14, parID:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:24, line:9:11, endln:9:14
          |vpiConstType:9
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiVisibility:1
    |vpiExpr:
    \_hier_path: (b.source[6-:2]), id:31, line:9:20, endln:9:36
      |vpiName:b.source[6-:2]
      |vpiActual:
      \_ref_obj: (b), id:32, line:9:20, endln:9:21, parent:b.source[6-:2], parID:31
        |vpiParent:
        \_hier_path: (b.source[6-:2]), id:31, line:9:20, endln:9:36
        |vpiName:b
        |vpiActual:
        \_struct_net: (work@top.b), id:14, line:7:13, endln:7:14, parent:work@top, parID:44
          |vpiTypespec:
          \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiParent:
          \_module: work@top (work@top), id:44 dut.sv:1:1: , endln:11:10
      |vpiActual:
      \_indexed_part_select: , id:35, line:9:22, endln:9:35, parent:source, parID:36
        |vpiParent:
        \_ref_obj: source (source), id:36
          |vpiFullName:source
          |vpiDefName:source
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_constant: , id:33, line:9:29, endln:9:30
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_constant: , id:34, line:9:34, endln:9:35
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top), id:44 dut.sv:1:1: , endln:11:10
    |vpiRange:
    \_range: , id:28, line:9:11, endln:9:14
      |vpiLeftRange:
      \_constant: , id:29, line:9:11, endln:9:12, parID:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:28, line:9:11, endln:9:14
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:30, line:9:13, endln:9:14, parID:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:28, line:9:11, endln:9:14
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.b), id:14, line:7:13, endln:7:14, parent:work@top, parID:44
  |vpiArrayNet:
  \_array_net: (work@top.a), id:13, line:6:13, endln:6:14, parent:work@top, parID:44
    |vpiSize:4
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiParent:
    \_module: work@top (work@top), id:44 dut.sv:1:1: , endln:11:10
    |vpiRange:
    \_range: , id:6, line:6:15, endln:6:16
      |vpiLeftRange:
      \_constant: , id:7, line:6:15, endln:6:16, parID:6
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:6, line:6:15, endln:6:16
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , id:10, parID:6
        |vpiParent:
        \_range: , id:6, line:6:15, endln:6:16
        |vpiOpType:11
        |vpiOperand:
        \_constant: , id:8, line:6:15, endln:6:16
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: , id:11
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_struct_net: (work@top.a.a), id:12, line:6:13, endln:6:17, parent:work@top.a, parID:13
      |vpiTypespec:
      \_struct_typespec: (tl_h2d_t), id:0, line:2:12, endln:2:18, parent:work@top, parID:39
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiParent:
      \_array_net: (work@top.a), id:13, line:6:13, endln:6:14, parent:work@top, parID:44
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/RangeSelect/dut.sv | ${SURELOG_DIR}/build/regression/RangeSelect/roundtrip/dut_000.sv | 2 | 11 | 

