Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Juanjo/Documents/FIUNA ONLINE/SD2 online/VGAController/VGA_Sync_Test_isim_beh.exe -prj C:/Users/Juanjo/Documents/FIUNA ONLINE/SD2 online/VGAController/VGA_Sync_Test_beh.prj work.VGA_Sync_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Juanjo/Documents/FIUNA ONLINE/SD2 online/VGAController/VGA_Sync.vhd" into library work
Parsing VHDL file "C:/Users/Juanjo/Documents/FIUNA ONLINE/SD2 online/VGAController/VGA_Sync_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity VGA_Sync [vga_sync_default]
Compiling architecture behavior of entity vga_sync_test
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/Juanjo/Documents/FIUNA ONLINE/SD2 online/VGAController/VGA_Sync_Test_isim_beh.exe
Fuse Memory Usage: 35924 KB
Fuse CPU Usage: 655 ms
