{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 6 -x 1460 -y 220 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 60} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir aclk left -pinY aclk 70L -pinDir aresetn left -pinY aresetn 50L
preplace inst source_50mhz -pg 1 -lvl 1 -x 190 -y 260 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_50mhz right -pinY clk_50mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 70R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 220 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 60R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 60L -pinDir aclk left -pinY aclk 40L
preplace inst sensor_emulator -pg 1 -lvl 4 -x 1010 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 25 24 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir resetn left -pinY resetn 40L -pinDir clk left -pinY clk 60L -pinDir RS256 right -pinY RS256 20R -pinDir PA_SYNC right -pinY PA_SYNC 60R -pinBusDir LVDS right -pinBusY LVDS 40R -pinDir RS0 right -pinY RS0 0R
preplace inst fpga -pg 1 -lvl 5 -x 1330 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 25 20 24 23 21 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 120L -pinDir resetn left -pinY resetn 20L -pinDir PA_SYNC left -pinY PA_SYNC 100L -pinBusDir LVDS left -pinBusY LVDS 80L -pinDir RS0 left -pinY RS0 40L -pinDir RS256 left -pinY RS256 60L
preplace inst system_ila -pg 1 -lvl 4 -x 1010 -y 60 -swap {0 1 2 4 3} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 right -pinBusY probe0 0R -pinBusDir probe1 right -pinBusY probe1 20R -pinBusDir probe2 right -pinBusY probe2 60R -pinBusDir probe3 right -pinBusY probe3 40R
preplace netloc CLK100MHZ_1 1 0 1 NJ 260
preplace netloc CPU_RESETN_1 1 0 1 NJ 280
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 330 N
preplace netloc source_100mhz_peripheral_aresetn 1 1 4 380 160 NJ 160 860 180 1220
preplace netloc system_clock_clk_100mhz 1 1 4 360 350 580 410 880 400 N
preplace netloc RS256 1 4 1 1160 80n
preplace netloc PA_SYNC 1 4 1 1120 120n
preplace netloc LVDS 1 4 1 1140 100n
preplace netloc RS0 1 4 1 1180 60n
preplace netloc hier_0_M_AXI 1 2 1 N 280
preplace netloc hier_0_UART 1 2 4 NJ 220 NJ 220 NJ 220 N
preplace netloc system_interconnect_M01_AXI 1 3 2 900 200 1200
preplace netloc system_interconnect_M00_AXI 1 3 1 N 300
levelinfo -pg 1 0 190 480 720 1010 1330 1460
pagesize -pg 1 -db -bbox -sgen -150 0 1550 460
",
   "No Loops_ScaleFactor":"0.869231",
   "No Loops_TopLeft":"-142,-229",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk_50mhz -pg 1 -lvl 3 -x 610 -y 40 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 3 -x 610 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 140 -defaultsOSRD
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 2 NJ 120 NJ
preplace netloc system_clock_clk_100mhz 1 1 2 220 40 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 NJ 160
preplace netloc system_reset_peripheral_aresetn 1 2 1 NJ 180
levelinfo -pg 1 0 120 410 610
pagesize -pg 1 -db -bbox -sgen -150 0 850 240
"
}
{
   "da_axi4_cnt":"1"
}
