Resource Utilization by Entity report for UART_APB_Interface
Sat Sep  6 16:16:45 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Utilization by Entity



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name         ; Library Name ;
+---------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |UART_APB_Interface                                     ; 126.0 (83.3)         ; 157.5 (112.8)                    ; 31.5 (29.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 194 (115)           ; 199 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 104  ; 0            ; |UART_APB_Interface                                                                                                            ; UART_APB_Interface  ; work         ;
;    |UART_Rx:UART_Rx_inst|                               ; 20.3 (0.0)           ; 22.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst                                                                                       ; UART_Rx             ; work         ;
;       |Baud_Counter:Baud_Counter_inst|                  ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|Baud_Counter:Baud_Counter_inst                                                        ; Baud_Counter        ; work         ;
;          |counter:counter_inst|                         ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|Baud_Counter:Baud_Counter_inst|counter:counter_inst                                   ; counter             ; work         ;
;          |timer:timer_inst|                             ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|Baud_Counter:Baud_Counter_inst|timer:timer_inst                                       ; timer               ; work         ;
;       |FSM_Controller_Rx:FSM_Controller_Rx_inst|        ; 10.2 (6.7)           ; 10.2 (6.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (13)             ; 10 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|FSM_Controller_Rx:FSM_Controller_Rx_inst                                              ; FSM_Controller_Rx   ; work         ;
;          |Edge_Detector_Mealy:Edge_Detector_Mealy_inst| ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|FSM_Controller_Rx:FSM_Controller_Rx_inst|Edge_Detector_Mealy:Edge_Detector_Mealy_inst ; Edge_Detector_Mealy ; work         ;
;          |counter:counter_inst|                         ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|FSM_Controller_Rx:FSM_Controller_Rx_inst|counter:counter_inst                         ; counter             ; work         ;
;       |Shift_Reg:Shift_Reg_inst|                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Rx:UART_Rx_inst|Shift_Reg:Shift_Reg_inst                                                              ; Shift_Reg           ; work         ;
;    |UART_Tx:UART_Tx_inst|                               ; 22.3 (0.0)           ; 22.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst                                                                                       ; UART_Tx             ; work         ;
;       |Baud_Counter:Baud_Counter_inst|                  ; 8.3 (0.0)            ; 9.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|Baud_Counter:Baud_Counter_inst                                                        ; Baud_Counter        ; work         ;
;          |counter:counter_inst|                         ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|Baud_Counter:Baud_Counter_inst|counter:counter_inst                                   ; counter             ; work         ;
;          |timer:timer_inst|                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|Baud_Counter:Baud_Counter_inst|timer:timer_inst                                       ; timer               ; work         ;
;       |FSM_Controller_Tx:FSM_Controller_Tx_inst|        ; 8.3 (5.7)            ; 8.9 (5.8)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (11)             ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|FSM_Controller_Tx:FSM_Controller_Tx_inst                                              ; FSM_Controller_Tx   ; work         ;
;          |Edge_Detector_Mealy:Edge_Detector_Mealy_inst| ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|FSM_Controller_Tx:FSM_Controller_Tx_inst|Edge_Detector_Mealy:Edge_Detector_Mealy_inst ; Edge_Detector_Mealy ; work         ;
;          |counter:counter_inst|                         ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|FSM_Controller_Tx:FSM_Controller_Tx_inst|counter:counter_inst                         ; counter             ; work         ;
;       |Shift_Reg:Shift_Reg_inst|                        ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |UART_APB_Interface|UART_Tx:UART_Tx_inst|Shift_Reg:Shift_Reg_inst                                                              ; Shift_Reg           ; work         ;
+---------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


