

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Apr 21 05:23:19 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.358 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2094|     2094| 10.470 us | 10.470 us |  2094|  2094|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%log_table_i = alloca [4096 x i16], align 2"   --->   Operation 49 'alloca' 'log_table_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%transformer_0_out = alloca [32 x i35], align 8"   --->   Operation 50 'alloca' 'transformer_0_out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V = alloca [16 x i35], align 8" [firmware/myproject.cpp:166]   --->   Operation 51 'alloca' 'mlp_dimensions_reduced_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [10/10] (0.00ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.35>
ST_5 : Operation 53 [9/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 54 [8/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 54 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.35>
ST_7 : Operation 55 [7/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 55 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 56 [6/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.35>
ST_9 : Operation 57 [5/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 58 [4/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.35>
ST_11 : Operation 59 [3/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.35>
ST_12 : Operation 60 [2/10] (4.35ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.21>
ST_13 : Operation 61 [1/10] (2.21ns)   --->   "%call_ret = call fastcc { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2([16 x i35]* %data_in_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 61 'call' 'call_ret' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%embedded_with_cls_1_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 0" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 62 'extractvalue' 'embedded_with_cls_1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%embedded_with_cls_3_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 1" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 63 'extractvalue' 'embedded_with_cls_3_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%embedded_with_cls_5_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 2" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 64 'extractvalue' 'embedded_with_cls_5_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%embedded_with_cls_7_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 3" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 65 'extractvalue' 'embedded_with_cls_7_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%embedded_with_cls_9_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 4" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 66 'extractvalue' 'embedded_with_cls_9_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%embedded_with_cls_11_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 5" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 67 'extractvalue' 'embedded_with_cls_11_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%embedded_with_cls_13_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 6" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 68 'extractvalue' 'embedded_with_cls_13_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%embedded_with_cls_15_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 7" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 69 'extractvalue' 'embedded_with_cls_15_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%embedded_with_cls_17_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 8" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 70 'extractvalue' 'embedded_with_cls_17_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%embedded_with_cls_19_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 9" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 71 'extractvalue' 'embedded_with_cls_19_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%embedded_with_cls_21_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 10" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 72 'extractvalue' 'embedded_with_cls_21_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%embedded_with_cls_23_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 11" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 73 'extractvalue' 'embedded_with_cls_23_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%embedded_with_cls_25_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 12" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 74 'extractvalue' 'embedded_with_cls_25_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%embedded_with_cls_27_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 13" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 75 'extractvalue' 'embedded_with_cls_27_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%embedded_with_cls_29_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 14" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 76 'extractvalue' 'embedded_with_cls_29_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%embedded_with_cls_31_V = extractvalue { i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35, i35 } %call_ret, 15" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70]   --->   Operation 77 'extractvalue' 'embedded_with_cls_31_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.06>
ST_14 : Operation 78 [2/2] (4.06ns)   --->   "call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)" [firmware/myproject.cpp:89]   --->   Operation 78 'call' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)" [firmware/nnet_utils/nnet_activation.h:350->firmware/myproject.cpp:196]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @transformer(i35 %embedded_with_cls_1_V, i35 %embedded_with_cls_3_V, i35 %embedded_with_cls_5_V, i35 %embedded_with_cls_7_V, i35 %embedded_with_cls_9_V, i35 %embedded_with_cls_11_V, i35 %embedded_with_cls_13_V, i35 %embedded_with_cls_15_V, i35 %embedded_with_cls_17_V, i35 %embedded_with_cls_19_V, i35 %embedded_with_cls_21_V, i35 %embedded_with_cls_23_V, i35 %embedded_with_cls_25_V, i35 %embedded_with_cls_27_V, i35 %embedded_with_cls_29_V, i35 %embedded_with_cls_31_V, [32 x i35]* %transformer_0_out)" [firmware/myproject.cpp:89]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @"init_log_table<ap_fixed<16, 6, 5, 3, 0>, softmax_config0>"([4096 x i16]* %log_table_i)" [firmware/nnet_utils/nnet_activation.h:350->firmware/myproject.cpp:196]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.15>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%transformer_0_out_addr = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 0" [firmware/myproject.cpp:168]   --->   Operation 82 'getelementptr' 'transformer_0_out_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [2/2] (1.15ns)   --->   "%transformer_0_out_load = load i35* %transformer_0_out_addr, align 16" [firmware/myproject.cpp:168]   --->   Operation 83 'load' 'transformer_0_out_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_1 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 2" [firmware/myproject.cpp:168]   --->   Operation 84 'getelementptr' 'transformer_0_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [2/2] (1.15ns)   --->   "%transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16" [firmware/myproject.cpp:168]   --->   Operation 85 'load' 'transformer_0_out_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 86 [1/2] (1.15ns)   --->   "%transformer_0_out_load = load i35* %transformer_0_out_addr, align 16" [firmware/myproject.cpp:168]   --->   Operation 86 'load' 'transformer_0_out_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 0" [firmware/myproject.cpp:168]   --->   Operation 87 'getelementptr' 'mlp_dimensions_reduced_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load, i35* %mlp_dimensions_reduced_V_addr, align 8" [firmware/myproject.cpp:168]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_17 : Operation 89 [1/2] (1.15ns)   --->   "%transformer_0_out_load_1 = load i35* %transformer_0_out_addr_1, align 16" [firmware/myproject.cpp:168]   --->   Operation 89 'load' 'transformer_0_out_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_1 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 1" [firmware/myproject.cpp:168]   --->   Operation 90 'getelementptr' 'mlp_dimensions_reduced_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_1, i35* %mlp_dimensions_reduced_V_addr_1, align 8" [firmware/myproject.cpp:168]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_2 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 4" [firmware/myproject.cpp:168]   --->   Operation 92 'getelementptr' 'transformer_0_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [2/2] (1.15ns)   --->   "%transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16" [firmware/myproject.cpp:168]   --->   Operation 93 'load' 'transformer_0_out_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_3 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 6" [firmware/myproject.cpp:168]   --->   Operation 94 'getelementptr' 'transformer_0_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [2/2] (1.15ns)   --->   "%transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16" [firmware/myproject.cpp:168]   --->   Operation 95 'load' 'transformer_0_out_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 18 <SV = 17> <Delay = 1.75>
ST_18 : Operation 96 [1/2] (1.15ns)   --->   "%transformer_0_out_load_2 = load i35* %transformer_0_out_addr_2, align 16" [firmware/myproject.cpp:168]   --->   Operation 96 'load' 'transformer_0_out_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_2 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 2" [firmware/myproject.cpp:168]   --->   Operation 97 'getelementptr' 'mlp_dimensions_reduced_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_2, i35* %mlp_dimensions_reduced_V_addr_2, align 8" [firmware/myproject.cpp:168]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_18 : Operation 99 [1/2] (1.15ns)   --->   "%transformer_0_out_load_3 = load i35* %transformer_0_out_addr_3, align 16" [firmware/myproject.cpp:168]   --->   Operation 99 'load' 'transformer_0_out_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_3 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 3" [firmware/myproject.cpp:168]   --->   Operation 100 'getelementptr' 'mlp_dimensions_reduced_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_3, i35* %mlp_dimensions_reduced_V_addr_3, align 8" [firmware/myproject.cpp:168]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_4 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 8" [firmware/myproject.cpp:168]   --->   Operation 102 'getelementptr' 'transformer_0_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [2/2] (1.15ns)   --->   "%transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16" [firmware/myproject.cpp:168]   --->   Operation 103 'load' 'transformer_0_out_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_5 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 10" [firmware/myproject.cpp:168]   --->   Operation 104 'getelementptr' 'transformer_0_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [2/2] (1.15ns)   --->   "%transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16" [firmware/myproject.cpp:168]   --->   Operation 105 'load' 'transformer_0_out_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 106 [1/2] (1.15ns)   --->   "%transformer_0_out_load_4 = load i35* %transformer_0_out_addr_4, align 16" [firmware/myproject.cpp:168]   --->   Operation 106 'load' 'transformer_0_out_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_4 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 4" [firmware/myproject.cpp:168]   --->   Operation 107 'getelementptr' 'mlp_dimensions_reduced_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_4, i35* %mlp_dimensions_reduced_V_addr_4, align 8" [firmware/myproject.cpp:168]   --->   Operation 108 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_19 : Operation 109 [1/2] (1.15ns)   --->   "%transformer_0_out_load_5 = load i35* %transformer_0_out_addr_5, align 16" [firmware/myproject.cpp:168]   --->   Operation 109 'load' 'transformer_0_out_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_5 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 5" [firmware/myproject.cpp:168]   --->   Operation 110 'getelementptr' 'mlp_dimensions_reduced_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_5, i35* %mlp_dimensions_reduced_V_addr_5, align 8" [firmware/myproject.cpp:168]   --->   Operation 111 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_6 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 12" [firmware/myproject.cpp:168]   --->   Operation 112 'getelementptr' 'transformer_0_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [2/2] (1.15ns)   --->   "%transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16" [firmware/myproject.cpp:168]   --->   Operation 113 'load' 'transformer_0_out_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_7 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 14" [firmware/myproject.cpp:168]   --->   Operation 114 'getelementptr' 'transformer_0_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [2/2] (1.15ns)   --->   "%transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16" [firmware/myproject.cpp:168]   --->   Operation 115 'load' 'transformer_0_out_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 116 [1/2] (1.15ns)   --->   "%transformer_0_out_load_6 = load i35* %transformer_0_out_addr_6, align 16" [firmware/myproject.cpp:168]   --->   Operation 116 'load' 'transformer_0_out_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_6 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 6" [firmware/myproject.cpp:168]   --->   Operation 117 'getelementptr' 'mlp_dimensions_reduced_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_6, i35* %mlp_dimensions_reduced_V_addr_6, align 8" [firmware/myproject.cpp:168]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_20 : Operation 119 [1/2] (1.15ns)   --->   "%transformer_0_out_load_7 = load i35* %transformer_0_out_addr_7, align 16" [firmware/myproject.cpp:168]   --->   Operation 119 'load' 'transformer_0_out_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_7 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 7" [firmware/myproject.cpp:168]   --->   Operation 120 'getelementptr' 'mlp_dimensions_reduced_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_7, i35* %mlp_dimensions_reduced_V_addr_7, align 8" [firmware/myproject.cpp:168]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_8 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 16" [firmware/myproject.cpp:168]   --->   Operation 122 'getelementptr' 'transformer_0_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [2/2] (1.15ns)   --->   "%transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16" [firmware/myproject.cpp:168]   --->   Operation 123 'load' 'transformer_0_out_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_9 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 18" [firmware/myproject.cpp:168]   --->   Operation 124 'getelementptr' 'transformer_0_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [2/2] (1.15ns)   --->   "%transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16" [firmware/myproject.cpp:168]   --->   Operation 125 'load' 'transformer_0_out_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 1.75>
ST_21 : Operation 126 [1/2] (1.15ns)   --->   "%transformer_0_out_load_8 = load i35* %transformer_0_out_addr_8, align 16" [firmware/myproject.cpp:168]   --->   Operation 126 'load' 'transformer_0_out_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_8 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 8" [firmware/myproject.cpp:168]   --->   Operation 127 'getelementptr' 'mlp_dimensions_reduced_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_8, i35* %mlp_dimensions_reduced_V_addr_8, align 8" [firmware/myproject.cpp:168]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_21 : Operation 129 [1/2] (1.15ns)   --->   "%transformer_0_out_load_9 = load i35* %transformer_0_out_addr_9, align 16" [firmware/myproject.cpp:168]   --->   Operation 129 'load' 'transformer_0_out_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_9 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 9" [firmware/myproject.cpp:168]   --->   Operation 130 'getelementptr' 'mlp_dimensions_reduced_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_9, i35* %mlp_dimensions_reduced_V_addr_9, align 8" [firmware/myproject.cpp:168]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_10 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 20" [firmware/myproject.cpp:168]   --->   Operation 132 'getelementptr' 'transformer_0_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [2/2] (1.15ns)   --->   "%transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16" [firmware/myproject.cpp:168]   --->   Operation 133 'load' 'transformer_0_out_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_11 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 22" [firmware/myproject.cpp:168]   --->   Operation 134 'getelementptr' 'transformer_0_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [2/2] (1.15ns)   --->   "%transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16" [firmware/myproject.cpp:168]   --->   Operation 135 'load' 'transformer_0_out_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 22 <SV = 21> <Delay = 1.75>
ST_22 : Operation 136 [1/2] (1.15ns)   --->   "%transformer_0_out_load_10 = load i35* %transformer_0_out_addr_10, align 16" [firmware/myproject.cpp:168]   --->   Operation 136 'load' 'transformer_0_out_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_10 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 10" [firmware/myproject.cpp:168]   --->   Operation 137 'getelementptr' 'mlp_dimensions_reduced_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_10, i35* %mlp_dimensions_reduced_V_addr_10, align 8" [firmware/myproject.cpp:168]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_22 : Operation 139 [1/2] (1.15ns)   --->   "%transformer_0_out_load_11 = load i35* %transformer_0_out_addr_11, align 16" [firmware/myproject.cpp:168]   --->   Operation 139 'load' 'transformer_0_out_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_11 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 11" [firmware/myproject.cpp:168]   --->   Operation 140 'getelementptr' 'mlp_dimensions_reduced_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_11, i35* %mlp_dimensions_reduced_V_addr_11, align 8" [firmware/myproject.cpp:168]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_12 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 24" [firmware/myproject.cpp:168]   --->   Operation 142 'getelementptr' 'transformer_0_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [2/2] (1.15ns)   --->   "%transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16" [firmware/myproject.cpp:168]   --->   Operation 143 'load' 'transformer_0_out_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_13 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 26" [firmware/myproject.cpp:168]   --->   Operation 144 'getelementptr' 'transformer_0_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [2/2] (1.15ns)   --->   "%transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16" [firmware/myproject.cpp:168]   --->   Operation 145 'load' 'transformer_0_out_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 23 <SV = 22> <Delay = 1.75>
ST_23 : Operation 146 [1/2] (1.15ns)   --->   "%transformer_0_out_load_12 = load i35* %transformer_0_out_addr_12, align 16" [firmware/myproject.cpp:168]   --->   Operation 146 'load' 'transformer_0_out_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_12 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 12" [firmware/myproject.cpp:168]   --->   Operation 147 'getelementptr' 'mlp_dimensions_reduced_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_12, i35* %mlp_dimensions_reduced_V_addr_12, align 8" [firmware/myproject.cpp:168]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_23 : Operation 149 [1/2] (1.15ns)   --->   "%transformer_0_out_load_13 = load i35* %transformer_0_out_addr_13, align 16" [firmware/myproject.cpp:168]   --->   Operation 149 'load' 'transformer_0_out_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_13 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 13" [firmware/myproject.cpp:168]   --->   Operation 150 'getelementptr' 'mlp_dimensions_reduced_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_13, i35* %mlp_dimensions_reduced_V_addr_13, align 8" [firmware/myproject.cpp:168]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_14 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 28" [firmware/myproject.cpp:168]   --->   Operation 152 'getelementptr' 'transformer_0_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [2/2] (1.15ns)   --->   "%transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16" [firmware/myproject.cpp:168]   --->   Operation 153 'load' 'transformer_0_out_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_15 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 30" [firmware/myproject.cpp:168]   --->   Operation 154 'getelementptr' 'transformer_0_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [2/2] (1.15ns)   --->   "%transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16" [firmware/myproject.cpp:168]   --->   Operation 155 'load' 'transformer_0_out_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 24 <SV = 23> <Delay = 1.75>
ST_24 : Operation 156 [1/2] (1.15ns)   --->   "%transformer_0_out_load_14 = load i35* %transformer_0_out_addr_14, align 16" [firmware/myproject.cpp:168]   --->   Operation 156 'load' 'transformer_0_out_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_14 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 14" [firmware/myproject.cpp:168]   --->   Operation 157 'getelementptr' 'mlp_dimensions_reduced_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_14, i35* %mlp_dimensions_reduced_V_addr_14, align 8" [firmware/myproject.cpp:168]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_24 : Operation 159 [1/2] (1.15ns)   --->   "%transformer_0_out_load_15 = load i35* %transformer_0_out_addr_15, align 16" [firmware/myproject.cpp:168]   --->   Operation 159 'load' 'transformer_0_out_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_15 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 15" [firmware/myproject.cpp:168]   --->   Operation 160 'getelementptr' 'mlp_dimensions_reduced_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_15, i35* %mlp_dimensions_reduced_V_addr_15, align 8" [firmware/myproject.cpp:168]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_16 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 32" [firmware/myproject.cpp:168]   --->   Operation 162 'getelementptr' 'transformer_0_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [2/2] (1.15ns)   --->   "%transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16" [firmware/myproject.cpp:168]   --->   Operation 163 'load' 'transformer_0_out_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_17 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 34" [firmware/myproject.cpp:168]   --->   Operation 164 'getelementptr' 'transformer_0_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [2/2] (1.15ns)   --->   "%transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16" [firmware/myproject.cpp:168]   --->   Operation 165 'load' 'transformer_0_out_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 25 <SV = 24> <Delay = 1.75>
ST_25 : Operation 166 [1/2] (1.15ns)   --->   "%transformer_0_out_load_16 = load i35* %transformer_0_out_addr_16, align 16" [firmware/myproject.cpp:168]   --->   Operation 166 'load' 'transformer_0_out_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_16 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 16" [firmware/myproject.cpp:168]   --->   Operation 167 'getelementptr' 'mlp_dimensions_reduced_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_16, i35* %mlp_dimensions_reduced_V_addr_16, align 8" [firmware/myproject.cpp:168]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_25 : Operation 169 [1/2] (1.15ns)   --->   "%transformer_0_out_load_17 = load i35* %transformer_0_out_addr_17, align 16" [firmware/myproject.cpp:168]   --->   Operation 169 'load' 'transformer_0_out_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_17 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 17" [firmware/myproject.cpp:168]   --->   Operation 170 'getelementptr' 'mlp_dimensions_reduced_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_17, i35* %mlp_dimensions_reduced_V_addr_17, align 8" [firmware/myproject.cpp:168]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_18 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 36" [firmware/myproject.cpp:168]   --->   Operation 172 'getelementptr' 'transformer_0_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [2/2] (1.15ns)   --->   "%transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16" [firmware/myproject.cpp:168]   --->   Operation 173 'load' 'transformer_0_out_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_19 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 38" [firmware/myproject.cpp:168]   --->   Operation 174 'getelementptr' 'transformer_0_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (1.15ns)   --->   "%transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16" [firmware/myproject.cpp:168]   --->   Operation 175 'load' 'transformer_0_out_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 26 <SV = 25> <Delay = 1.75>
ST_26 : Operation 176 [1/2] (1.15ns)   --->   "%transformer_0_out_load_18 = load i35* %transformer_0_out_addr_18, align 16" [firmware/myproject.cpp:168]   --->   Operation 176 'load' 'transformer_0_out_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_18 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 18" [firmware/myproject.cpp:168]   --->   Operation 177 'getelementptr' 'mlp_dimensions_reduced_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_18, i35* %mlp_dimensions_reduced_V_addr_18, align 8" [firmware/myproject.cpp:168]   --->   Operation 178 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_26 : Operation 179 [1/2] (1.15ns)   --->   "%transformer_0_out_load_19 = load i35* %transformer_0_out_addr_19, align 16" [firmware/myproject.cpp:168]   --->   Operation 179 'load' 'transformer_0_out_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_19 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 19" [firmware/myproject.cpp:168]   --->   Operation 180 'getelementptr' 'mlp_dimensions_reduced_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_19, i35* %mlp_dimensions_reduced_V_addr_19, align 8" [firmware/myproject.cpp:168]   --->   Operation 181 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_20 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 40" [firmware/myproject.cpp:168]   --->   Operation 182 'getelementptr' 'transformer_0_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [2/2] (1.15ns)   --->   "%transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16" [firmware/myproject.cpp:168]   --->   Operation 183 'load' 'transformer_0_out_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_21 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 42" [firmware/myproject.cpp:168]   --->   Operation 184 'getelementptr' 'transformer_0_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [2/2] (1.15ns)   --->   "%transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16" [firmware/myproject.cpp:168]   --->   Operation 185 'load' 'transformer_0_out_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 27 <SV = 26> <Delay = 1.75>
ST_27 : Operation 186 [1/2] (1.15ns)   --->   "%transformer_0_out_load_20 = load i35* %transformer_0_out_addr_20, align 16" [firmware/myproject.cpp:168]   --->   Operation 186 'load' 'transformer_0_out_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_20 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 20" [firmware/myproject.cpp:168]   --->   Operation 187 'getelementptr' 'mlp_dimensions_reduced_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_20, i35* %mlp_dimensions_reduced_V_addr_20, align 8" [firmware/myproject.cpp:168]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_27 : Operation 189 [1/2] (1.15ns)   --->   "%transformer_0_out_load_21 = load i35* %transformer_0_out_addr_21, align 16" [firmware/myproject.cpp:168]   --->   Operation 189 'load' 'transformer_0_out_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_21 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 21" [firmware/myproject.cpp:168]   --->   Operation 190 'getelementptr' 'mlp_dimensions_reduced_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_21, i35* %mlp_dimensions_reduced_V_addr_21, align 8" [firmware/myproject.cpp:168]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_22 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 44" [firmware/myproject.cpp:168]   --->   Operation 192 'getelementptr' 'transformer_0_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [2/2] (1.15ns)   --->   "%transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16" [firmware/myproject.cpp:168]   --->   Operation 193 'load' 'transformer_0_out_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_23 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 46" [firmware/myproject.cpp:168]   --->   Operation 194 'getelementptr' 'transformer_0_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [2/2] (1.15ns)   --->   "%transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16" [firmware/myproject.cpp:168]   --->   Operation 195 'load' 'transformer_0_out_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 28 <SV = 27> <Delay = 1.75>
ST_28 : Operation 196 [1/2] (1.15ns)   --->   "%transformer_0_out_load_22 = load i35* %transformer_0_out_addr_22, align 16" [firmware/myproject.cpp:168]   --->   Operation 196 'load' 'transformer_0_out_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_22 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 22" [firmware/myproject.cpp:168]   --->   Operation 197 'getelementptr' 'mlp_dimensions_reduced_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_22, i35* %mlp_dimensions_reduced_V_addr_22, align 8" [firmware/myproject.cpp:168]   --->   Operation 198 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_28 : Operation 199 [1/2] (1.15ns)   --->   "%transformer_0_out_load_23 = load i35* %transformer_0_out_addr_23, align 16" [firmware/myproject.cpp:168]   --->   Operation 199 'load' 'transformer_0_out_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_23 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 23" [firmware/myproject.cpp:168]   --->   Operation 200 'getelementptr' 'mlp_dimensions_reduced_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_23, i35* %mlp_dimensions_reduced_V_addr_23, align 8" [firmware/myproject.cpp:168]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_24 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 48" [firmware/myproject.cpp:168]   --->   Operation 202 'getelementptr' 'transformer_0_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [2/2] (1.15ns)   --->   "%transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16" [firmware/myproject.cpp:168]   --->   Operation 203 'load' 'transformer_0_out_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_25 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 50" [firmware/myproject.cpp:168]   --->   Operation 204 'getelementptr' 'transformer_0_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 205 [2/2] (1.15ns)   --->   "%transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16" [firmware/myproject.cpp:168]   --->   Operation 205 'load' 'transformer_0_out_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 29 <SV = 28> <Delay = 1.75>
ST_29 : Operation 206 [1/2] (1.15ns)   --->   "%transformer_0_out_load_24 = load i35* %transformer_0_out_addr_24, align 16" [firmware/myproject.cpp:168]   --->   Operation 206 'load' 'transformer_0_out_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_29 : Operation 207 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_24 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 24" [firmware/myproject.cpp:168]   --->   Operation 207 'getelementptr' 'mlp_dimensions_reduced_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 208 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_24, i35* %mlp_dimensions_reduced_V_addr_24, align 8" [firmware/myproject.cpp:168]   --->   Operation 208 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_29 : Operation 209 [1/2] (1.15ns)   --->   "%transformer_0_out_load_25 = load i35* %transformer_0_out_addr_25, align 16" [firmware/myproject.cpp:168]   --->   Operation 209 'load' 'transformer_0_out_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_25 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 25" [firmware/myproject.cpp:168]   --->   Operation 210 'getelementptr' 'mlp_dimensions_reduced_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_25, i35* %mlp_dimensions_reduced_V_addr_25, align 8" [firmware/myproject.cpp:168]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_26 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 52" [firmware/myproject.cpp:168]   --->   Operation 212 'getelementptr' 'transformer_0_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [2/2] (1.15ns)   --->   "%transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16" [firmware/myproject.cpp:168]   --->   Operation 213 'load' 'transformer_0_out_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_27 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 54" [firmware/myproject.cpp:168]   --->   Operation 214 'getelementptr' 'transformer_0_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [2/2] (1.15ns)   --->   "%transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16" [firmware/myproject.cpp:168]   --->   Operation 215 'load' 'transformer_0_out_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 30 <SV = 29> <Delay = 1.75>
ST_30 : Operation 216 [1/2] (1.15ns)   --->   "%transformer_0_out_load_26 = load i35* %transformer_0_out_addr_26, align 16" [firmware/myproject.cpp:168]   --->   Operation 216 'load' 'transformer_0_out_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_26 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 26" [firmware/myproject.cpp:168]   --->   Operation 217 'getelementptr' 'mlp_dimensions_reduced_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_26, i35* %mlp_dimensions_reduced_V_addr_26, align 8" [firmware/myproject.cpp:168]   --->   Operation 218 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_30 : Operation 219 [1/2] (1.15ns)   --->   "%transformer_0_out_load_27 = load i35* %transformer_0_out_addr_27, align 16" [firmware/myproject.cpp:168]   --->   Operation 219 'load' 'transformer_0_out_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_27 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 27" [firmware/myproject.cpp:168]   --->   Operation 220 'getelementptr' 'mlp_dimensions_reduced_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_27, i35* %mlp_dimensions_reduced_V_addr_27, align 8" [firmware/myproject.cpp:168]   --->   Operation 221 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_28 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 56" [firmware/myproject.cpp:168]   --->   Operation 222 'getelementptr' 'transformer_0_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 223 [2/2] (1.15ns)   --->   "%transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16" [firmware/myproject.cpp:168]   --->   Operation 223 'load' 'transformer_0_out_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_29 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 58" [firmware/myproject.cpp:168]   --->   Operation 224 'getelementptr' 'transformer_0_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 225 [2/2] (1.15ns)   --->   "%transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16" [firmware/myproject.cpp:168]   --->   Operation 225 'load' 'transformer_0_out_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 31 <SV = 30> <Delay = 1.75>
ST_31 : Operation 226 [1/2] (1.15ns)   --->   "%transformer_0_out_load_28 = load i35* %transformer_0_out_addr_28, align 16" [firmware/myproject.cpp:168]   --->   Operation 226 'load' 'transformer_0_out_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_28 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 28" [firmware/myproject.cpp:168]   --->   Operation 227 'getelementptr' 'mlp_dimensions_reduced_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_28, i35* %mlp_dimensions_reduced_V_addr_28, align 8" [firmware/myproject.cpp:168]   --->   Operation 228 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_31 : Operation 229 [1/2] (1.15ns)   --->   "%transformer_0_out_load_29 = load i35* %transformer_0_out_addr_29, align 16" [firmware/myproject.cpp:168]   --->   Operation 229 'load' 'transformer_0_out_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_31 : Operation 230 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_29 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 29" [firmware/myproject.cpp:168]   --->   Operation 230 'getelementptr' 'mlp_dimensions_reduced_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 231 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_29, i35* %mlp_dimensions_reduced_V_addr_29, align 8" [firmware/myproject.cpp:168]   --->   Operation 231 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_31 : Operation 232 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_30 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 60" [firmware/myproject.cpp:168]   --->   Operation 232 'getelementptr' 'transformer_0_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 233 [2/2] (1.15ns)   --->   "%transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16" [firmware/myproject.cpp:168]   --->   Operation 233 'load' 'transformer_0_out_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_31 : Operation 234 [1/1] (0.00ns)   --->   "%transformer_0_out_addr_31 = getelementptr [32 x i35]* %transformer_0_out, i64 0, i64 62" [firmware/myproject.cpp:168]   --->   Operation 234 'getelementptr' 'transformer_0_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 235 [2/2] (1.15ns)   --->   "%transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16" [firmware/myproject.cpp:168]   --->   Operation 235 'load' 'transformer_0_out_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 32 <SV = 31> <Delay = 1.75>
ST_32 : Operation 236 [1/2] (1.15ns)   --->   "%transformer_0_out_load_30 = load i35* %transformer_0_out_addr_30, align 16" [firmware/myproject.cpp:168]   --->   Operation 236 'load' 'transformer_0_out_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_30 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 30" [firmware/myproject.cpp:168]   --->   Operation 237 'getelementptr' 'mlp_dimensions_reduced_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_30, i35* %mlp_dimensions_reduced_V_addr_30, align 8" [firmware/myproject.cpp:168]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_32 : Operation 239 [1/2] (1.15ns)   --->   "%transformer_0_out_load_31 = load i35* %transformer_0_out_addr_31, align 16" [firmware/myproject.cpp:168]   --->   Operation 239 'load' 'transformer_0_out_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_32 : Operation 240 [1/1] (0.00ns)   --->   "%mlp_dimensions_reduced_V_addr_31 = getelementptr [16 x i35]* %mlp_dimensions_reduced_V, i64 0, i64 31" [firmware/myproject.cpp:168]   --->   Operation 240 'getelementptr' 'mlp_dimensions_reduced_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 241 [1/1] (0.59ns)   --->   "store i35 %transformer_0_out_load_31, i35* %mlp_dimensions_reduced_V_addr_31, align 8" [firmware/myproject.cpp:168]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 242 [10/10] (0.00ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 242 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.35>
ST_34 : Operation 243 [9/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 243 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.35>
ST_35 : Operation 244 [8/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 244 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 4.35>
ST_36 : Operation 245 [7/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 245 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 4.35>
ST_37 : Operation 246 [6/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 246 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 4.35>
ST_38 : Operation 247 [5/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 247 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 4.35>
ST_39 : Operation 248 [4/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 248 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 4.35>
ST_40 : Operation 249 [3/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 249 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 4.35>
ST_41 : Operation 250 [2/10] (4.35ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 250 'call' 'call_ret2' <Predicate = true> <Delay = 4.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 3.97>
ST_42 : Operation 251 [1/10] (2.81ns)   --->   "%call_ret2 = call fastcc { i35, i35, i35, i35, i35 } @"dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0"([16 x i35]* %mlp_dimensions_reduced_V)" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 251 'call' 'call_ret2' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%mlp_out = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 252 'extractvalue' 'mlp_out' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (0.00ns)   --->   "%mlp_out_1 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 253 'extractvalue' 'mlp_out_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 254 [1/1] (0.00ns)   --->   "%mlp_out_2 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 254 'extractvalue' 'mlp_out_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 255 [1/1] (0.00ns)   --->   "%mlp_out_3 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 255 'extractvalue' 'mlp_out_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 256 [1/1] (0.00ns)   --->   "%mlp_out_4 = extractvalue { i35, i35, i35, i35, i35 } %call_ret2, 4" [firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183]   --->   Operation 256 'extractvalue' 'mlp_out_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 257 [1/1] (0.00ns)   --->   "%mlp_out_red_0_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out, i32 10, i32 25)" [firmware/myproject.cpp:192]   --->   Operation 257 'partselect' 'mlp_out_red_0_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 258 [1/1] (0.00ns)   --->   "%mlp_out_red_1_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_1, i32 10, i32 25)" [firmware/myproject.cpp:192]   --->   Operation 258 'partselect' 'mlp_out_red_1_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 259 [1/1] (0.00ns)   --->   "%mlp_out_red_2_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_2, i32 10, i32 25)" [firmware/myproject.cpp:192]   --->   Operation 259 'partselect' 'mlp_out_red_2_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 260 [1/1] (0.00ns)   --->   "%mlp_out_red_3_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_3, i32 10, i32 25)" [firmware/myproject.cpp:192]   --->   Operation 260 'partselect' 'mlp_out_red_3_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%mlp_out_red_4_V = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mlp_out_4, i32 10, i32 25)" [firmware/myproject.cpp:192]   --->   Operation 261 'partselect' 'mlp_out_red_4_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 262 [3/3] (1.15ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 262 'call' 'call_ret_i' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 3.69>
ST_43 : Operation 263 [2/3] (3.69ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 263 'call' 'call_ret_i' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 3.69>
ST_44 : Operation 264 [1/3] (3.69ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16 } @"softmax_latency<ap_fixed,ap_fixed,softmax_config0>"(i16 %mlp_out_red_0_V, i16 %mlp_out_red_1_V, i16 %mlp_out_red_2_V, i16 %mlp_out_red_3_V, i16 %mlp_out_red_4_V)" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 264 'call' 'call_ret_i' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 0" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 265 'extractvalue' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 266 [1/1] (0.00ns)   --->   "%p_Val2_15 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 1" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 266 'extractvalue' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 267 [1/1] (0.00ns)   --->   "%p_Val2_1 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 2" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 267 'extractvalue' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 268 [1/1] (0.00ns)   --->   "%p_Val2_2 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 3" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 268 'extractvalue' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 269 [1/1] (0.00ns)   --->   "%p_Val2_3 = extractvalue { i16, i16, i16, i16, i16 } %call_ret_i, 4" [firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196]   --->   Operation 269 'extractvalue' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 270 [1/1] (0.00ns)   --->   "%y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_s, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:196]   --->   Operation 270 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 271 [1/1] (0.00ns)   --->   "%y_V_8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_15, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:196]   --->   Operation 271 'partselect' 'y_V_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 272 [1/1] (0.00ns)   --->   "%y_V_9 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:196]   --->   Operation 272 'partselect' 'y_V_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%y_V_10 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_2, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:196]   --->   Operation 273 'partselect' 'y_V_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%y_V_11 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_3, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:226->firmware/nnet_utils/nnet_activation.h:363->firmware/myproject.cpp:196]   --->   Operation 274 'partselect' 'y_V_11' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 1.15>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i12 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 275 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%log_table_i_addr = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 276 'getelementptr' 'log_table_i_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 277 [2/2] (1.15ns)   --->   "%log_table_i_load = load i16* %log_table_i_addr, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 277 'load' 'log_table_i_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_45 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i12 %y_V_8 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 278 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 279 [1/1] (0.00ns)   --->   "%log_table_i_addr_1 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_1" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 279 'getelementptr' 'log_table_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 280 [2/2] (1.15ns)   --->   "%log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 280 'load' 'log_table_i_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 46 <SV = 45> <Delay = 1.75>
ST_46 : Operation 281 [1/2] (1.15ns)   --->   "%log_table_i_load = load i16* %log_table_i_addr, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 281 'load' 'log_table_i_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 282 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %shl_ln to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 283 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 284 [1/1] (0.00ns)   --->   "%data_out_V_addr = getelementptr [5 x i35]* %data_out_V, i64 0, i64 0" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 284 'getelementptr' 'data_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 285 [1/1] (0.59ns)   --->   "store i35 %sext_ln728, i35* %data_out_V_addr, align 8" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 285 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_46 : Operation 286 [1/2] (1.15ns)   --->   "%log_table_i_load_1 = load i16* %log_table_i_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 286 'load' 'log_table_i_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_46 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 287 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i26 %shl_ln728_s to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 288 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 289 [1/1] (0.00ns)   --->   "%data_out_V_addr_1 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 1" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 289 'getelementptr' 'data_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 290 [1/1] (0.59ns)   --->   "store i35 %sext_ln728_1, i35* %data_out_V_addr_1, align 8" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_46 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i12 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 291 'zext' 'zext_ln364_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 292 [1/1] (0.00ns)   --->   "%log_table_i_addr_2 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 292 'getelementptr' 'log_table_i_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 293 [2/2] (1.15ns)   --->   "%log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 293 'load' 'log_table_i_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_46 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i12 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 294 'zext' 'zext_ln364_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 295 [1/1] (0.00ns)   --->   "%log_table_i_addr_3 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_3" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 295 'getelementptr' 'log_table_i_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 296 [2/2] (1.15ns)   --->   "%log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 296 'load' 'log_table_i_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 47 <SV = 46> <Delay = 1.75>
ST_47 : Operation 297 [1/2] (1.15ns)   --->   "%log_table_i_load_2 = load i16* %log_table_i_addr_2, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 297 'load' 'log_table_i_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_47 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_2, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 298 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i26 %shl_ln728_1 to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 299 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (0.00ns)   --->   "%data_out_V_addr_2 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 300 'getelementptr' 'data_out_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 301 [1/1] (0.59ns)   --->   "store i35 %sext_ln728_2, i35* %data_out_V_addr_2, align 8" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 301 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_47 : Operation 302 [1/2] (1.15ns)   --->   "%log_table_i_load_3 = load i16* %log_table_i_addr_3, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 302 'load' 'log_table_i_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_47 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_3, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 303 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i26 %shl_ln728_2 to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 304 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 305 [1/1] (0.00ns)   --->   "%data_out_V_addr_3 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 3" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 305 'getelementptr' 'data_out_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 306 [1/1] (0.59ns)   --->   "store i35 %sext_ln728_3, i35* %data_out_V_addr_3, align 8" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 306 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_47 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln364_4 = zext i12 %y_V_11 to i64" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 307 'zext' 'zext_ln364_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 308 [1/1] (0.00ns)   --->   "%log_table_i_addr_4 = getelementptr [4096 x i16]* %log_table_i, i64 0, i64 %zext_ln364_4" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 308 'getelementptr' 'log_table_i_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 309 [2/2] (1.15ns)   --->   "%log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 309 'load' 'log_table_i_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>

State 48 <SV = 47> <Delay = 1.75>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i35]* %data_in_V), !map !220"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i35]* %data_out_V), !map !226"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !232"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !236"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 314 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i35]* %data_in_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:35]   --->   Operation 315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([5 x i35]* %data_out_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:35]   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/myproject.cpp:36]   --->   Operation 317 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 16)" [firmware/myproject.cpp:39]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 5)" [firmware/myproject.cpp:40]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 320 [1/2] (1.15ns)   --->   "%log_table_i_load_4 = load i16* %log_table_i_addr_4, align 2" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 320 'load' 'log_table_i_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_48 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %log_table_i_load_4, i10 0)" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 321 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %shl_ln728_3 to i35" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 322 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 323 [1/1] (0.00ns)   --->   "%data_out_V_addr_4 = getelementptr [5 x i35]* %data_out_V, i64 0, i64 4" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 323 'getelementptr' 'data_out_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 324 [1/1] (0.59ns)   --->   "store i35 %sext_ln728_4, i35* %data_out_V_addr_4, align 8" [firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196]   --->   Operation 324 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 5> <RAM>
ST_48 : Operation 325 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:201]   --->   Operation 325 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 6>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 7>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 8>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 9>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 10>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 11>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 12>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (4.36 ns)

 <State 13>: 2.21ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:70) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.2' [24]  (2.21 ns)

 <State 14>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln89', firmware/myproject.cpp:89) to 'transformer' [41]  (4.06 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('transformer_0_out_addr', firmware/myproject.cpp:168) [42]  (0 ns)
	'load' operation ('transformer_0_out_load', firmware/myproject.cpp:168) on array 'transformer_0_out' [43]  (1.16 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load', firmware/myproject.cpp:168) on array 'transformer_0_out' [43]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [45]  (0.594 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_2', firmware/myproject.cpp:168) on array 'transformer_0_out' [51]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_2', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [53]  (0.594 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_4', firmware/myproject.cpp:168) on array 'transformer_0_out' [59]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_4', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [61]  (0.594 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_6', firmware/myproject.cpp:168) on array 'transformer_0_out' [67]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_6', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [69]  (0.594 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_8', firmware/myproject.cpp:168) on array 'transformer_0_out' [75]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_8', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [77]  (0.594 ns)

 <State 22>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_10', firmware/myproject.cpp:168) on array 'transformer_0_out' [83]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_10', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [85]  (0.594 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_12', firmware/myproject.cpp:168) on array 'transformer_0_out' [91]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_12', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [93]  (0.594 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_14', firmware/myproject.cpp:168) on array 'transformer_0_out' [99]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_14', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [101]  (0.594 ns)

 <State 25>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_16', firmware/myproject.cpp:168) on array 'transformer_0_out' [107]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_16', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [109]  (0.594 ns)

 <State 26>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_18', firmware/myproject.cpp:168) on array 'transformer_0_out' [115]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_18', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [117]  (0.594 ns)

 <State 27>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_20', firmware/myproject.cpp:168) on array 'transformer_0_out' [123]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_20', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [125]  (0.594 ns)

 <State 28>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_22', firmware/myproject.cpp:168) on array 'transformer_0_out' [131]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_22', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [133]  (0.594 ns)

 <State 29>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_24', firmware/myproject.cpp:168) on array 'transformer_0_out' [139]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_24', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [141]  (0.594 ns)

 <State 30>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_26', firmware/myproject.cpp:168) on array 'transformer_0_out' [147]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_26', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [149]  (0.594 ns)

 <State 31>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_28', firmware/myproject.cpp:168) on array 'transformer_0_out' [155]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_28', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [157]  (0.594 ns)

 <State 32>: 1.75ns
The critical path consists of the following:
	'load' operation ('transformer_0_out_load_30', firmware/myproject.cpp:168) on array 'transformer_0_out' [163]  (1.16 ns)
	'store' operation ('store_ln168', firmware/myproject.cpp:168) of variable 'transformer_0_out_load_30', firmware/myproject.cpp:168 on array 'mlp_dimensions_reduced.V', firmware/myproject.cpp:166 [165]  (0.594 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 35>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 36>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 37>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 38>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 39>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 40>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 41>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (4.36 ns)

 <State 42>: 3.97ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:49->firmware/myproject.cpp:183) to 'dense_latency<ap_fixed,ap_fixed,mlp_config>.0.0.0.0.0.0' [170]  (2.81 ns)
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [182]  (1.16 ns)

 <State 43>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [182]  (3.69 ns)

 <State 44>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_activation.h:357->firmware/myproject.cpp:196) to 'softmax_latency<ap_fixed,ap_fixed,softmax_config0>' [182]  (3.69 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('log_table_i_addr', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) [190]  (0 ns)
	'load' operation ('log_table_i_load', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) on array 'log_table_i' [191]  (1.16 ns)

 <State 46>: 1.75ns
The critical path consists of the following:
	'load' operation ('log_table_i_load', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) on array 'log_table_i' [191]  (1.16 ns)
	'store' operation ('store_ln364', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) of variable 'sext_ln728', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196 on array 'data_out_V' [195]  (0.594 ns)

 <State 47>: 1.75ns
The critical path consists of the following:
	'load' operation ('log_table_i_load_2', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) on array 'log_table_i' [207]  (1.16 ns)
	'store' operation ('store_ln364', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) of variable 'sext_ln728_2', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196 on array 'data_out_V' [211]  (0.594 ns)

 <State 48>: 1.75ns
The critical path consists of the following:
	'load' operation ('log_table_i_load_4', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) on array 'log_table_i' [223]  (1.16 ns)
	'store' operation ('store_ln364', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196) of variable 'sext_ln728_4', firmware/nnet_utils/nnet_activation.h:364->firmware/myproject.cpp:196 on array 'data_out_V' [227]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
