# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project test
# Compile of drive_sevenseg.sv was successful.
# Compile of lab2_as.sv was successful.
# Compile of lab2_as_tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.lab1_as_tb {-voptargs=+acc -L iCE40UP}
# vsim -gui work.lab1_as_tb -voptargs="+acc -L iCE40UP" 
# Start time: 21:43:31 on Sep 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv(25): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
# ** Warning: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv(25): (vopt-2718) [TFMPC] - Missing connection for port 'extsw'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.lab1_as_tb(fast)
# Loading work.lab2_as(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.drive_sevenseg(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.lab1_as_tb(fast)
# Loading work.lab2_as(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.drive_sevenseg(fast)
run 1 second
# ** Error: Assertion error.
#    Time: 22 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 36
# ** Error: Assertion error.
#    Time: 10032 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 42
# ** Note: $finish    : C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv(44)
#    Time: 10032 ns  Iteration: 0  Instance: /lab1_as_tb
# 1
# Break in Module lab1_as_tb at C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv line 44
add wave  \
sim:/lab1_as_tb/clk_test \
sim:/lab1_as_tb/reset \
sim:/lab1_as_tb/sw6 \
sim:/lab1_as_tb/extsw \
sim:/lab1_as_tb/enseg1 \
sim:/lab1_as_tb/enseg2 \
sim:/lab1_as_tb/sevenseg \
sim:/lab1_as_tb/leds
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.lab1_as_tb(fast)
# Loading work.lab2_as(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.drive_sevenseg(fast)
run 1 second
# ** Error: Assertion error.
#    Time: 22 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 36
# ** Error: Assertion error.
#    Time: 10032 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 42
# ** Note: $finish    : C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv(44)
#    Time: 10032 ns  Iteration: 0  Instance: /lab1_as_tb
# 1
# Break in Module lab1_as_tb at C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv line 44
force sw6 4'b1100
run 10000
run 1000 ns
# Compile of drive_sevenseg.sv was successful.
# Compile of lab2_as.sv was successful.
# Compile of lab2_as_tb.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_as_tb(fast)
# Loading work.lab2_as(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.drive_sevenseg(fast)
run 1000 ns
# ** Error: Assertion error.
#    Time: 22 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 36
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab1_as_tb(fast)
# Loading work.lab2_as(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.drive_sevenseg(fast)
run 1 second
# ** Error: Assertion error.
#    Time: 22 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 36
# ** Error: Assertion error.
#    Time: 10032 ns  Scope: lab1_as_tb File: C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv Line: 42
# ** Note: $finish    : C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv(44)
#    Time: 10032 ns  Iteration: 0  Instance: /lab1_as_tb
# 1
# Break in Module lab1_as_tb at C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/src/lab2_as_tb.sv line 44
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/asenapati/Documents/GitHub/E155-labs/lab2/fpga/sim/wave.do
