# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Read_AD7606_Serial_XC7A15T.gen/sources_1/bd/Module_top/ipshared/3242" \
"../../../../Read_AD7606_Serial_XC7A15T.srcs/sources_1/new/Module_read_ser_ad7606.v" \
"../../../../Read_AD7606_Serial_XC7A15T.srcs/sim_1/new/Simulator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
