# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ms_binary_divider.srcs/sources_1/new/master_bd.vhd" \
"../../../../ms_binary_divider.srcs/sources_1/new/slave_bd.vhd" \
"../../../../ms_binary_divider.srcs/sim_1/new/ms_bd_tb.vhd" \

# Do not sort compile order
nosort
