{"vcs1":{"timestamp_begin":1750408511.505579237, "rt":1.22, "ut":0.43, "st":0.10}}
{"vcselab":{"timestamp_begin":1750408512.822720504, "rt":0.98, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1750408513.874915149, "rt":0.19, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750408511.109409726}
{"VCS_COMP_START_TIME": 1750408511.109409726}
{"VCS_COMP_END_TIME": 1750408534.079077059}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2480182}}
{"stitch_vcselab": {"peak_mem": 2480242}}
