xpm_memory.sv,systemverilog,xpm,../../../../../../ProgramFiles/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../ProgramFiles/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
RAM_line_buffer.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
