
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Aug 30 21:22:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/bkp_design/hw/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.898 ; gain = 156.531 ; free physical = 408818 ; free virtual = 719171
Command: link_design -top top_wrapper -part xcv80-lsva4737-2MHP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcv80-lsva4737-2MHP-e-S
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_SpinQuant_Decoding_0_0/top_SpinQuant_Decoding_0_0.dcp' for cell 'top_i/SpinQuant_Decoding_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/top_axi_noc_cips_0.dcp' for cell 'top_i/axi_noc_cips'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/top_axi_noc_mc_ddr4_0_0.dcp' for cell 'top_i/axi_noc_mc_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/top_axi_noc_mc_ddr4_1_0.dcp' for cell 'top_i/axi_noc_mc_ddr4_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_gcq_m2r_0/top_gcq_m2r_0.dcp' for cell 'top_i/base_logic/gcq_m2r'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_hw_discovery_0/top_hw_discovery_0.dcp' for cell 'top_i/base_logic/hw_discovery'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/top_pcie_slr0_mgmt_sc_0.dcp' for cell 'top_i/base_logic/pcie_slr0_mgmt_sc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/top_rpu_sc_0.dcp' for cell 'top_i/base_logic/rpu_sc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_uuid_rom_0/top_uuid_rom_0.dcp' for cell 'top_i/base_logic/uuid_rom'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_psr_0/top_pcie_psr_0.dcp' for cell 'top_i/clock_reset/pcie_psr'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pl_psr_0/top_pl_psr_0.dcp' for cell 'top_i/clock_reset/pl_psr'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_0_psr_0/top_usr_0_psr_0.dcp' for cell 'top_i/clock_reset/usr_0_psr'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_1_psr_0/top_usr_1_psr_0.dcp' for cell 'top_i/clock_reset/usr_1_psr'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0.dcp' for cell 'top_i/clock_reset/usr_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_and_0_0/top_and_0_0.dcp' for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/and_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_inv_0/top_inv_0.dcp' for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/inv'
INFO: [Project 1-454] Reading design checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_mgmt_pdi_reset_gpio_0/top_pcie_mgmt_pdi_reset_gpio_0.dcp' for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/pcie_mgmt_pdi_reset_gpio'
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5994.961 ; gain = 44.000 ; free physical = 404495 ; free virtual = 714870
INFO: [Netlist 29-17] Analyzing 139229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 31 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Constraints 18-12338] Default value for deskew is marked 'Disabled' for part xcv80, deskew mode cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Reading NOC Solution File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/synth_1/top_wrapper/top_wrapper.ncr'
Reading Traffic File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/nsln/top.nts' for cell 'top_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 92 insts (0 INI), 81 paths (0 INI). After Merge: 92 insts (0 INI), 81 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/nsln/top.ncr' for cell 'top_i'
INFO: [Constraints 18-5160] Reading Static MEM File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_1/bd_4885_cpm_0_0_gt_quad_3.mem' for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst'
INFO: [Constraints 18-5160] Reading Static MEM File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_0/bd_4885_cpm_0_0_gt_quad_2.mem' for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst'
INFO: [Constraints 18-5243] Reading ELF File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/bd_0/ip/ip_0/ip_0/bd_083f_MC0_ddrc_0_phy_ddrmc.elf' for cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_3/ip_0/bd_c86e_MC0_ddrc_0_phy_ddrmc.elf' for cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc:184]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_25/bd_fb05_sawn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_3/bd_fb05_psr_aclk1_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_3/bd_fb05_psr_aclk1_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_3/bd_fb05_psr_aclk1_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_3/bd_fb05_psr_aclk1_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc:184]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_14/bd_fb05_arni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:116]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_15/bd_fb05_rni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_16/bd_fb05_awni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_16/bd_fb05_awni_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_16/bd_fb05_awni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_17/bd_fb05_wni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_w_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_17/bd_fb05_wni_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_17/bd_fb05_wni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_18/bd_fb05_bni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_b_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_18/bd_fb05_bni_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_18/bd_fb05_bni_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_23/bd_fb05_sarn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_23/bd_fb05_sarn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_24/bd_fb05_srn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_24/bd_fb05_srn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_2/bd_fb05_psr_aclk_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_2/bd_fb05_psr_aclk_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_26/bd_fb05_swn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_26/bd_fb05_swn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_27/bd_fb05_sbn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_27/bd_fb05_sbn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_29/bd_fb05_m00arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_29/bd_fb05_m00arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_30/bd_fb05_m00rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_30/bd_fb05_m00rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_31/bd_fb05_m00awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_31/bd_fb05_m00awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_32/bd_fb05_m00wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_32/bd_fb05_m00wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_33/bd_fb05_m00bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_33/bd_fb05_m00bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_36/bd_fb05_m01arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_36/bd_fb05_m01arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/top_axi_noc_mc_ddr4_0_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/top_axi_noc_mc_ddr4_0_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_70/xdc/bd_6ff4_M01_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M01_AXI_nsu/bd_6ff4_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_70/xdc/bd_6ff4_M01_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M01_AXI_nsu/bd_6ff4_M01_AXI_nsu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_71/xdc/bd_6ff4_M02_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M02_AXI_nsu/bd_6ff4_M02_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_71/xdc/bd_6ff4_M02_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M02_AXI_nsu/bd_6ff4_M02_AXI_nsu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_72/xdc/bd_6ff4_M00_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M00_AXI_nsu/bd_6ff4_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_72/xdc/bd_6ff4_M00_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M00_AXI_nsu/bd_6ff4_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_73/hdl/par/bd_6ff4_MC_hbmc_0_ip.xdc] for cell 'top_i/axi_noc_cips/inst/MC_hbmc/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_73/hdl/par/bd_6ff4_MC_hbmc_0_ip.xdc] for cell 'top_i/axi_noc_cips/inst/MC_hbmc/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/top_axi_noc_cips_0_board.xdc] for cell 'top_i/axi_noc_cips/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/top_axi_noc_cips_0_board.xdc] for cell 'top_i/axi_noc_cips/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/top_axi_noc_cips_0.xdc] for cell 'top_i/axi_noc_cips/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/top_axi_noc_cips_0.xdc] for cell 'top_i/axi_noc_cips/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/bd_0/ip/ip_0/hdl/par/bd_083f_MC0_ddrc_0_ip.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/bd_0/ip/ip_0/hdl/par/bd_083f_MC0_ddrc_0_ip.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/top_axi_noc_mc_ddr4_0_0_board.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_0_0/top_axi_noc_mc_ddr4_0_0_board.xdc] for cell 'top_i/axi_noc_mc_ddr4_0/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_37/bd_fb05_m01rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_37/bd_fb05_m01rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_0/xdc/bd_c86e_S01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/S01_AXI_nmu/bd_c86e_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_0/xdc/bd_c86e_S01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/S01_AXI_nmu/bd_c86e_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_2/xdc/bd_c86e_S00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/S00_AXI_nmu/bd_c86e_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_2/xdc/bd_c86e_S00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/S00_AXI_nmu/bd_c86e_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_3/hdl/par/bd_c86e_MC0_ddrc_0_ip.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/bd_0/ip/ip_3/hdl/par/bd_c86e_MC0_ddrc_0_ip.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/top_axi_noc_mc_ddr4_1_0_board.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/top_axi_noc_mc_ddr4_1_0_board.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/top_axi_noc_mc_ddr4_1_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_mc_ddr4_1_0/top_axi_noc_mc_ddr4_1_0.xdc] for cell 'top_i/axi_noc_mc_ddr4_1/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_1/bd_fb05_psr0_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_1/bd_fb05_psr0_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_1/bd_fb05_psr0_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_1/bd_fb05_psr0_0.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_2/bd_fb05_psr_aclk_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_2/bd_fb05_psr_aclk_0_board.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pl_psr_0/top_pl_psr_0.xdc] for cell 'top_i/clock_reset/pl_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pl_psr_0/top_pl_psr_0.xdc] for cell 'top_i/clock_reset/pl_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_6/bd_517a_sarn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_6/bd_517a_sarn_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_6/bd_517a_sarn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_7/bd_517a_srn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_7/bd_517a_srn_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_7/bd_517a_srn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_8/bd_517a_sawn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_8/bd_517a_sawn_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_8/bd_517a_sawn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_9/bd_517a_swn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_w_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_9/bd_517a_swn_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_9/bd_517a_swn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_10/bd_517a_sbn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_b_node/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_10/bd_517a_sbn_0_clocks.xdc:181]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_10/bd_517a_sbn_0_clocks.xdc] for cell 'top_i/base_logic/rpu_sc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/smartconnect.xdc] for cell 'top_i/base_logic/rpu_sc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/smartconnect.xdc:6]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/smartconnect.xdc] for cell 'top_i/base_logic/rpu_sc/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_psr_0/top_pcie_psr_0_board.xdc] for cell 'top_i/clock_reset/pcie_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_psr_0/top_pcie_psr_0_board.xdc] for cell 'top_i/clock_reset/pcie_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_psr_0/top_pcie_psr_0.xdc] for cell 'top_i/clock_reset/pcie_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_psr_0/top_pcie_psr_0.xdc] for cell 'top_i/clock_reset/pcie_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pl_psr_0/top_pl_psr_0_board.xdc] for cell 'top_i/clock_reset/pl_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pl_psr_0/top_pl_psr_0_board.xdc] for cell 'top_i/clock_reset/pl_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_1/bd_517a_psr_aclk_0.xdc] for cell 'top_i/base_logic/rpu_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_1/bd_517a_psr_aclk_0.xdc] for cell 'top_i/base_logic/rpu_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0_board.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0_board.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_0_psr_0/top_usr_0_psr_0_board.xdc] for cell 'top_i/clock_reset/usr_0_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_0_psr_0/top_usr_0_psr_0_board.xdc] for cell 'top_i/clock_reset/usr_0_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_0_psr_0/top_usr_0_psr_0.xdc] for cell 'top_i/clock_reset/usr_0_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_0_psr_0/top_usr_0_psr_0.xdc] for cell 'top_i/clock_reset/usr_0_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_1_psr_0/top_usr_1_psr_0_board.xdc] for cell 'top_i/clock_reset/usr_1_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_1_psr_0/top_usr_1_psr_0_board.xdc] for cell 'top_i/clock_reset/usr_1_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_1_psr_0/top_usr_1_psr_0.xdc] for cell 'top_i/clock_reset/usr_1_psr/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_1_psr_0/top_usr_1_psr_0.xdc] for cell 'top_i/clock_reset/usr_1_psr/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_mgmt_pdi_reset_gpio_0/top_pcie_mgmt_pdi_reset_gpio_0_board.xdc] for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/pcie_mgmt_pdi_reset_gpio/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_mgmt_pdi_reset_gpio_0/top_pcie_mgmt_pdi_reset_gpio_0_board.xdc] for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/pcie_mgmt_pdi_reset_gpio/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_mgmt_pdi_reset_gpio_0/top_pcie_mgmt_pdi_reset_gpio_0.xdc] for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/pcie_mgmt_pdi_reset_gpio/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_mgmt_pdi_reset_gpio_0/top_pcie_mgmt_pdi_reset_gpio_0.xdc] for cell 'top_i/clock_reset/pcie_mgmt_pdi_reset/pcie_mgmt_pdi_reset_gpio/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_50/bd_fb05_m03wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_50/bd_fb05_m03wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_40/bd_fb05_m02arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_40/bd_fb05_m02arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_41/bd_fb05_m02rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_41/bd_fb05_m02rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_42/bd_fb05_m02awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_42/bd_fb05_m02awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_43/bd_fb05_m02wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_43/bd_fb05_m02wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_44/bd_fb05_m02bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_44/bd_fb05_m02bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_47/bd_fb05_m03arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_47/bd_fb05_m03arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_48/bd_fb05_m03rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_48/bd_fb05_m03rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_49/bd_fb05_m03awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_49/bd_fb05_m03awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_69/xdc/bd_6ff4_M03_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M03_AXI_nsu/bd_6ff4_M03_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_69/xdc/bd_6ff4_M03_AXI_nsu_0.xdc] for cell 'top_i/axi_noc_cips/inst/M03_AXI_nsu/bd_6ff4_M03_AXI_nsu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_51/bd_fb05_m03bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_51/bd_fb05_m03bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_54/bd_fb05_m04arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_54/bd_fb05_m04arn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_55/bd_fb05_m04rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_55/bd_fb05_m04rn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_56/bd_fb05_m04awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_56/bd_fb05_m04awn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_57/bd_fb05_m04wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_57/bd_fb05_m04wn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_58/bd_fb05_m04bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/bd_0/ip/ip_58/bd_fb05_m04bn_0_clocks.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/smartconnect.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/smartconnect.xdc:10]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_pcie_slr0_mgmt_sc_0/smartconnect.xdc] for cell 'top_i/base_logic/pcie_slr0_mgmt_sc/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_1/bd_517a_psr_aclk_0_board.xdc] for cell 'top_i/base_logic/rpu_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_rpu_sc_0/bd_0/ip/ip_1/bd_517a_psr_aclk_0_board.xdc] for cell 'top_i/base_logic/rpu_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_24/xdc/bd_6ff4_HBM30_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM30_AXI_nmu/bd_6ff4_HBM30_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_24/xdc/bd_6ff4_HBM30_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM30_AXI_nmu/bd_6ff4_HBM30_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_15/xdc/bd_6ff4_HBM22_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM22_AXI_nmu/bd_6ff4_HBM22_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_15/xdc/bd_6ff4_HBM22_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM22_AXI_nmu/bd_6ff4_HBM22_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_16/xdc/bd_6ff4_HBM07_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM07_AXI_nmu/bd_6ff4_HBM07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_16/xdc/bd_6ff4_HBM07_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM07_AXI_nmu/bd_6ff4_HBM07_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_17/xdc/bd_6ff4_HBM20_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM20_AXI_nmu/bd_6ff4_HBM20_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_17/xdc/bd_6ff4_HBM20_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM20_AXI_nmu/bd_6ff4_HBM20_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_18/xdc/bd_6ff4_HBM15_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM15_AXI_nmu/bd_6ff4_HBM15_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_18/xdc/bd_6ff4_HBM15_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM15_AXI_nmu/bd_6ff4_HBM15_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_19/xdc/bd_6ff4_HBM14_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM14_AXI_nmu/bd_6ff4_HBM14_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_19/xdc/bd_6ff4_HBM14_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM14_AXI_nmu/bd_6ff4_HBM14_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_20/xdc/bd_6ff4_HBM32_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM32_AXI_nmu/bd_6ff4_HBM32_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_20/xdc/bd_6ff4_HBM32_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM32_AXI_nmu/bd_6ff4_HBM32_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_21/xdc/bd_6ff4_HBM34_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM34_AXI_nmu/bd_6ff4_HBM34_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_21/xdc/bd_6ff4_HBM34_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM34_AXI_nmu/bd_6ff4_HBM34_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_22/xdc/bd_6ff4_HBM13_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM13_AXI_nmu/bd_6ff4_HBM13_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_22/xdc/bd_6ff4_HBM13_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM13_AXI_nmu/bd_6ff4_HBM13_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_23/xdc/bd_6ff4_HBM25_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM25_AXI_nmu/bd_6ff4_HBM25_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_23/xdc/bd_6ff4_HBM25_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM25_AXI_nmu/bd_6ff4_HBM25_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_14/xdc/bd_6ff4_HBM09_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM09_AXI_nmu/bd_6ff4_HBM09_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_14/xdc/bd_6ff4_HBM09_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM09_AXI_nmu/bd_6ff4_HBM09_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_25/xdc/bd_6ff4_HBM00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM00_AXI_nmu/bd_6ff4_HBM00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_25/xdc/bd_6ff4_HBM00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM00_AXI_nmu/bd_6ff4_HBM00_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_26/xdc/bd_6ff4_HBM06_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM06_AXI_nmu/bd_6ff4_HBM06_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_26/xdc/bd_6ff4_HBM06_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM06_AXI_nmu/bd_6ff4_HBM06_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_27/xdc/bd_6ff4_HBM36_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM36_AXI_nmu/bd_6ff4_HBM36_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_27/xdc/bd_6ff4_HBM36_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM36_AXI_nmu/bd_6ff4_HBM36_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_28/xdc/bd_6ff4_HBM19_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM19_AXI_nmu/bd_6ff4_HBM19_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_28/xdc/bd_6ff4_HBM19_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM19_AXI_nmu/bd_6ff4_HBM19_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_29/xdc/bd_6ff4_HBM37_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM37_AXI_nmu/bd_6ff4_HBM37_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_29/xdc/bd_6ff4_HBM37_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM37_AXI_nmu/bd_6ff4_HBM37_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_30/xdc/bd_6ff4_HBM03_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM03_AXI_nmu/bd_6ff4_HBM03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_30/xdc/bd_6ff4_HBM03_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM03_AXI_nmu/bd_6ff4_HBM03_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_31/xdc/bd_6ff4_HBM58_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM58_AXI_nmu/bd_6ff4_HBM58_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_31/xdc/bd_6ff4_HBM58_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM58_AXI_nmu/bd_6ff4_HBM58_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_32/xdc/bd_6ff4_HBM10_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM10_AXI_nmu/bd_6ff4_HBM10_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_32/xdc/bd_6ff4_HBM10_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM10_AXI_nmu/bd_6ff4_HBM10_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_5/xdc/bd_6ff4_HBM62_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM62_AXI_nmu/bd_6ff4_HBM62_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_5/xdc/bd_6ff4_HBM62_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM62_AXI_nmu/bd_6ff4_HBM62_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'top_i/cips/inst/pspmc_0/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'top_i/cips/inst/pspmc_0/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_1/bd_4885_cpm_0_0_gt_quad_3.xdc] for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_1/bd_4885_cpm_0_0_gt_quad_3.xdc] for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_0/bd_4885_cpm_0_0_gt_quad_2.xdc] for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_0/bd_4885_cpm_0_0_gt_quad_2.xdc] for cell 'top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'top_i/cips/inst/cpm_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc:52]
INFO: [Timing 38-2] Deriving generated clocks [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc:52]
get_clocks: Time (s): cpu = 00:03:06 ; elapsed = 00:01:21 . Memory (MB): peak = 14527.613 ; gain = 5525.336 ; free physical = 396187 ; free virtual = 706563
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc:53]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc:53]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'top_i/cips/inst/cpm_0/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_0/xdc/bd_6ff4_S03_AXI_rpu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S03_AXI_rpu/bd_6ff4_S03_AXI_rpu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_0/xdc/bd_6ff4_S03_AXI_rpu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S03_AXI_rpu/bd_6ff4_S03_AXI_rpu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_2/xdc/bd_6ff4_S02_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S02_AXI_nmu/bd_6ff4_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_2/xdc/bd_6ff4_S02_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S02_AXI_nmu/bd_6ff4_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_3/xdc/bd_6ff4_S01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S01_AXI_nmu/bd_6ff4_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_3/xdc/bd_6ff4_S01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S01_AXI_nmu/bd_6ff4_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_4/xdc/bd_6ff4_S00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S00_AXI_nmu/bd_6ff4_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_4/xdc/bd_6ff4_S00_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/S00_AXI_nmu/bd_6ff4_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_33/xdc/bd_6ff4_HBM41_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM41_AXI_nmu/bd_6ff4_HBM41_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_33/xdc/bd_6ff4_HBM41_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM41_AXI_nmu/bd_6ff4_HBM41_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_6/xdc/bd_6ff4_HBM61_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM61_AXI_nmu/bd_6ff4_HBM61_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_6/xdc/bd_6ff4_HBM61_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM61_AXI_nmu/bd_6ff4_HBM61_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_7/xdc/bd_6ff4_HBM60_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM60_AXI_nmu/bd_6ff4_HBM60_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_7/xdc/bd_6ff4_HBM60_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM60_AXI_nmu/bd_6ff4_HBM60_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_8/xdc/bd_6ff4_HBM59_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM59_AXI_nmu/bd_6ff4_HBM59_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_8/xdc/bd_6ff4_HBM59_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM59_AXI_nmu/bd_6ff4_HBM59_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_9/xdc/bd_6ff4_HBM27_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM27_AXI_nmu/bd_6ff4_HBM27_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_9/xdc/bd_6ff4_HBM27_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM27_AXI_nmu/bd_6ff4_HBM27_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_10/xdc/bd_6ff4_HBM26_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM26_AXI_nmu/bd_6ff4_HBM26_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_10/xdc/bd_6ff4_HBM26_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM26_AXI_nmu/bd_6ff4_HBM26_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_11/xdc/bd_6ff4_HBM48_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM48_AXI_nmu/bd_6ff4_HBM48_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_11/xdc/bd_6ff4_HBM48_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM48_AXI_nmu/bd_6ff4_HBM48_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_12/xdc/bd_6ff4_HBM44_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM44_AXI_nmu/bd_6ff4_HBM44_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_12/xdc/bd_6ff4_HBM44_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM44_AXI_nmu/bd_6ff4_HBM44_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_13/xdc/bd_6ff4_HBM23_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM23_AXI_nmu/bd_6ff4_HBM23_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_13/xdc/bd_6ff4_HBM23_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM23_AXI_nmu/bd_6ff4_HBM23_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_60/xdc/bd_6ff4_HBM40_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM40_AXI_nmu/bd_6ff4_HBM40_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_60/xdc/bd_6ff4_HBM40_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM40_AXI_nmu/bd_6ff4_HBM40_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_52/xdc/bd_6ff4_HBM49_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM49_AXI_nmu/bd_6ff4_HBM49_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_52/xdc/bd_6ff4_HBM49_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM49_AXI_nmu/bd_6ff4_HBM49_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_53/xdc/bd_6ff4_HBM17_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM17_AXI_nmu/bd_6ff4_HBM17_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_53/xdc/bd_6ff4_HBM17_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM17_AXI_nmu/bd_6ff4_HBM17_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_54/xdc/bd_6ff4_HBM38_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM38_AXI_nmu/bd_6ff4_HBM38_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_54/xdc/bd_6ff4_HBM38_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM38_AXI_nmu/bd_6ff4_HBM38_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_55/xdc/bd_6ff4_HBM42_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM42_AXI_nmu/bd_6ff4_HBM42_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_55/xdc/bd_6ff4_HBM42_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM42_AXI_nmu/bd_6ff4_HBM42_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_56/xdc/bd_6ff4_HBM55_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM55_AXI_nmu/bd_6ff4_HBM55_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_56/xdc/bd_6ff4_HBM55_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM55_AXI_nmu/bd_6ff4_HBM55_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_57/xdc/bd_6ff4_HBM43_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM43_AXI_nmu/bd_6ff4_HBM43_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_57/xdc/bd_6ff4_HBM43_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM43_AXI_nmu/bd_6ff4_HBM43_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_58/xdc/bd_6ff4_HBM47_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM47_AXI_nmu/bd_6ff4_HBM47_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_58/xdc/bd_6ff4_HBM47_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM47_AXI_nmu/bd_6ff4_HBM47_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_59/xdc/bd_6ff4_HBM63_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM63_AXI_nmu/bd_6ff4_HBM63_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_59/xdc/bd_6ff4_HBM63_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM63_AXI_nmu/bd_6ff4_HBM63_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_51/xdc/bd_6ff4_HBM11_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM11_AXI_nmu/bd_6ff4_HBM11_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_51/xdc/bd_6ff4_HBM11_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM11_AXI_nmu/bd_6ff4_HBM11_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_61/xdc/bd_6ff4_HBM52_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM52_AXI_nmu/bd_6ff4_HBM52_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_61/xdc/bd_6ff4_HBM52_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM52_AXI_nmu/bd_6ff4_HBM52_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_62/xdc/bd_6ff4_HBM53_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM53_AXI_nmu/bd_6ff4_HBM53_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_62/xdc/bd_6ff4_HBM53_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM53_AXI_nmu/bd_6ff4_HBM53_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_63/xdc/bd_6ff4_HBM54_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM54_AXI_nmu/bd_6ff4_HBM54_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_63/xdc/bd_6ff4_HBM54_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM54_AXI_nmu/bd_6ff4_HBM54_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_64/xdc/bd_6ff4_HBM28_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM28_AXI_nmu/bd_6ff4_HBM28_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_64/xdc/bd_6ff4_HBM28_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM28_AXI_nmu/bd_6ff4_HBM28_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_65/xdc/bd_6ff4_HBM51_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM51_AXI_nmu/bd_6ff4_HBM51_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_65/xdc/bd_6ff4_HBM51_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM51_AXI_nmu/bd_6ff4_HBM51_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_66/xdc/bd_6ff4_HBM56_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM56_AXI_nmu/bd_6ff4_HBM56_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_66/xdc/bd_6ff4_HBM56_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM56_AXI_nmu/bd_6ff4_HBM56_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_67/xdc/bd_6ff4_HBM01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM01_AXI_nmu/bd_6ff4_HBM01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_67/xdc/bd_6ff4_HBM01_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM01_AXI_nmu/bd_6ff4_HBM01_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_68/xdc/bd_6ff4_HBM57_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM57_AXI_nmu/bd_6ff4_HBM57_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_68/xdc/bd_6ff4_HBM57_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM57_AXI_nmu/bd_6ff4_HBM57_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_42/xdc/bd_6ff4_HBM16_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM16_AXI_nmu/bd_6ff4_HBM16_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_42/xdc/bd_6ff4_HBM16_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM16_AXI_nmu/bd_6ff4_HBM16_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_34/xdc/bd_6ff4_HBM46_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM46_AXI_nmu/bd_6ff4_HBM46_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_34/xdc/bd_6ff4_HBM46_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM46_AXI_nmu/bd_6ff4_HBM46_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_35/xdc/bd_6ff4_HBM04_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM04_AXI_nmu/bd_6ff4_HBM04_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_35/xdc/bd_6ff4_HBM04_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM04_AXI_nmu/bd_6ff4_HBM04_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_36/xdc/bd_6ff4_HBM24_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM24_AXI_nmu/bd_6ff4_HBM24_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_36/xdc/bd_6ff4_HBM24_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM24_AXI_nmu/bd_6ff4_HBM24_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_37/xdc/bd_6ff4_HBM21_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM21_AXI_nmu/bd_6ff4_HBM21_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_37/xdc/bd_6ff4_HBM21_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM21_AXI_nmu/bd_6ff4_HBM21_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_38/xdc/bd_6ff4_HBM18_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM18_AXI_nmu/bd_6ff4_HBM18_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_38/xdc/bd_6ff4_HBM18_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM18_AXI_nmu/bd_6ff4_HBM18_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_39/xdc/bd_6ff4_HBM02_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM02_AXI_nmu/bd_6ff4_HBM02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_39/xdc/bd_6ff4_HBM02_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM02_AXI_nmu/bd_6ff4_HBM02_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_40/xdc/bd_6ff4_HBM05_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM05_AXI_nmu/bd_6ff4_HBM05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_40/xdc/bd_6ff4_HBM05_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM05_AXI_nmu/bd_6ff4_HBM05_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_41/xdc/bd_6ff4_HBM08_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM08_AXI_nmu/bd_6ff4_HBM08_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_41/xdc/bd_6ff4_HBM08_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM08_AXI_nmu/bd_6ff4_HBM08_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_0/bd_4885_pspmc_0_0.xdc] for cell 'top_i/cips/inst/pspmc_0/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_cips_0/bd_0/ip/ip_0/bd_4885_pspmc_0_0.xdc] for cell 'top_i/cips/inst/pspmc_0/inst'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_43/xdc/bd_6ff4_HBM12_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM12_AXI_nmu/bd_6ff4_HBM12_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_43/xdc/bd_6ff4_HBM12_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM12_AXI_nmu/bd_6ff4_HBM12_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_44/xdc/bd_6ff4_HBM50_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM50_AXI_nmu/bd_6ff4_HBM50_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_44/xdc/bd_6ff4_HBM50_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM50_AXI_nmu/bd_6ff4_HBM50_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_45/xdc/bd_6ff4_HBM29_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM29_AXI_nmu/bd_6ff4_HBM29_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_45/xdc/bd_6ff4_HBM29_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM29_AXI_nmu/bd_6ff4_HBM29_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_46/xdc/bd_6ff4_HBM31_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM31_AXI_nmu/bd_6ff4_HBM31_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_46/xdc/bd_6ff4_HBM31_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM31_AXI_nmu/bd_6ff4_HBM31_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_47/xdc/bd_6ff4_HBM33_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM33_AXI_nmu/bd_6ff4_HBM33_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_47/xdc/bd_6ff4_HBM33_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM33_AXI_nmu/bd_6ff4_HBM33_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_48/xdc/bd_6ff4_HBM45_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM45_AXI_nmu/bd_6ff4_HBM45_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_48/xdc/bd_6ff4_HBM45_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM45_AXI_nmu/bd_6ff4_HBM45_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_49/xdc/bd_6ff4_HBM35_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM35_AXI_nmu/bd_6ff4_HBM35_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_49/xdc/bd_6ff4_HBM35_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM35_AXI_nmu/bd_6ff4_HBM35_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_50/xdc/bd_6ff4_HBM39_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM39_AXI_nmu/bd_6ff4_HBM39_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_axi_noc_cips_0/bd_0/ip/ip_50/xdc/bd_6ff4_HBM39_AXI_nmu_0.xdc] for cell 'top_i/axi_noc_cips/inst/HBM39_AXI_nmu/bd_6ff4_HBM39_AXI_nmu_0_top_INST'
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.xdc]
get_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 14527.613 ; gain = 0.000 ; free physical = 396188 ; free virtual = 706564
INFO: [Vivado 12-3520] Assignment of 'pcie_slr0_mgmt_sc' to a pblock 'pblock_SLR0' means that all children of 'base_logic' are in the pblock. Changing the pblock assignment to 'base_logic'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.xdc:41]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.xdc]
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'qsfp0_322mhz_clk_p'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:285]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:285]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp0_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:294]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:294]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp1_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_322mhz_clk_p'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:304]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:304]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:305]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:305]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:306]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:306]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:307]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:307]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:309]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:309]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:310]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:310]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:311]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:311]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp2_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:312]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:312]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'qsfp3_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_100mhz_clk_p'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:328]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:328]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:329]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:329]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:331]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:331]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:332]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:332]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:333]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:333]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio0_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:334]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:334]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_100mhz_clk_p'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:336]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:336]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:338]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:338]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:339]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:339]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_a_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:346]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:346]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:348]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:348]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:349]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:349]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:355]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:355]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio1_b_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_100mhz_clk_p'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:358]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:358]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_grx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:360]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:360]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_grx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:361]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:361]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_grx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_grx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_gtx_p[0]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:365]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:365]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_gtx_p[1]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:366]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:366]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_gtx_p[2]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcio2_4x_gtx_p[3]'. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/impl.pins.xdc]
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:39]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:45]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:51]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:57]
CRITICAL WARNING: [Designutils 20-1307] Command 'unset' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:63]
CRITICAL WARNING: [Designutils 20-1307] Command 'if' is not supported in the xdc constraint file. [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc:68]
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/constrs_1/imports/constraints/floorplan.xdc]
Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0_late.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
Finished Parsing XDC File [/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.gen/sources_1/bd/top/ip/top_usr_clk_wiz_0/top_usr_clk_wiz_0_late.xdc] for cell 'top_i/clock_reset/usr_clk_wiz/inst'
INFO: [Project 1-1714] 109 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 92 insts (0 INI), 81 paths (0 INI). After Merge: 92 insts (0 INI), 81 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 92 insts (0 INI), 81 paths (0 INI). Read In: 6 insts (0 INI), 6 paths (0 INI). After Merge: 97 insts (0 INI), 85 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-869] Added 2 boot config paths to traffic out of a total of 6
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
INFO: [Project 1-1687] 1660 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 14877.613 ; gain = 0.000 ; free physical = 395838 ; free virtual = 706215
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139220 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 78808 instances
  DSP48E1 => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 41 instances
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 1388 instances
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 373 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 52880 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2296 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 320 instances
  RAM64X1D => RAM64X1D (RAMD64E5(x2), VCC): 1024 instances
  RAM64X1S => RAM64X1S (RAMS64E5, VCC): 2048 instances

45 Infos, 220 Warnings, 84 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:11:47 ; elapsed = 00:08:07 . Memory (MB): peak = 14877.613 ; gain = 13186.715 ; free physical = 395838 ; free virtual = 706215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcv80'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 14941.645 ; gain = 64.031 ; free physical = 395835 ; free virtual = 706211

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores
write_xdc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 14941.645 ; gain = 0.000 ; free physical = 395834 ; free virtual = 706211
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_c86e_MC0_ddrc_0_phy, cache-ID = 888604e0380e5af3
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_083f_MC0_ddrc_0_phy, cache-ID = b6fc75dcbbe6ef9b
Done building netlist checker database: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395597 ; free virtual = 706190
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
update_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395598 ; free virtual = 706191
Done building netlist checker database: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395597 ; free virtual = 706190
read_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395597 ; free virtual = 706190
get_clocks: Time (s): cpu = 00:02:18 ; elapsed = 00:00:46 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395592 ; free virtual = 706185
read_xdc: Time (s): cpu = 00:02:20 ; elapsed = 00:00:47 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395592 ; free virtual = 706186
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 14975.133 ; gain = 0.000 ; free physical = 395780 ; free virtual = 706185
Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 2a7fe74e4

Time (s): cpu = 00:05:06 ; elapsed = 00:03:55 . Memory (MB): peak = 14975.133 ; gain = 33.488 ; free physical = 395780 ; free virtual = 706185
Phase 1.1 Core Generation And Design Setup | Checksum: 2a7fe74e4

Time (s): cpu = 00:05:06 ; elapsed = 00:03:55 . Memory (MB): peak = 14975.133 ; gain = 33.488 ; free physical = 395781 ; free virtual = 706185

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a7fe74e4

Time (s): cpu = 00:05:07 ; elapsed = 00:03:56 . Memory (MB): peak = 14975.133 ; gain = 33.488 ; free physical = 395781 ; free virtual = 706185
Phase 1 Initialization | Checksum: 2a7fe74e4

Time (s): cpu = 00:05:07 ; elapsed = 00:03:56 . Memory (MB): peak = 14975.133 ; gain = 33.488 ; free physical = 395781 ; free virtual = 706185

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 2a7fe74e4

Time (s): cpu = 00:08:00 ; elapsed = 00:04:36 . Memory (MB): peak = 14975.133 ; gain = 33.488 ; free physical = 395737 ; free virtual = 706142

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a7fe74e4

Time (s): cpu = 00:08:04 ; elapsed = 00:04:40 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395142 ; free virtual = 705547
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a7fe74e4

Time (s): cpu = 00:08:04 ; elapsed = 00:04:40 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395142 ; free virtual = 705547

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 342 AND Number of Transformed insts Created are: 342
INFO: [Opt 31-1566] Pulled 1763 inverters resulting in an inversion of 18290 pins
INFO: [Opt 31-138] Pushed 2197 inverter(s) to 140578 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18ba3d5f4

Time (s): cpu = 00:10:03 ; elapsed = 00:06:28 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395143 ; free virtual = 705548
Retarget | Checksum: 18ba3d5f4
INFO: [Opt 31-389] Phase Retarget created 13577 cells and removed 92630 cells
INFO: [Opt 31-1021] In phase Retarget, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 233422bb4

Time (s): cpu = 00:10:10 ; elapsed = 00:06:35 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395143 ; free virtual = 705548
Constant propagation | Checksum: 233422bb4
INFO: [Opt 31-389] Phase Constant propagation created 3033 cells and removed 10436 cells
INFO: [Opt 31-1021] In phase Constant propagation, 463 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23ca32ab0

Time (s): cpu = 00:11:43 ; elapsed = 00:08:10 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395145 ; free virtual = 705550
Sweep | Checksum: 23ca32ab0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 37477 cells
INFO: [Opt 31-1021] In phase Sweep, 2324 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFG_inst to drive 672747 load(s) on clock net top_i/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-388] Skipped BUFG insertion on the high fanout net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/grp_fu_417_ce. Tightest setup path requirement on this net is 3.910 ns which is less than the minimum setup requirement of 4.071 ns. Resolution: To force BUFG insertion, set the property CLOCK_BUFFER_TYPE to BUFG on the net segment segment where the buffer will be inserted.
Phase 6 BUFG optimization | Checksum: 26e461140

Time (s): cpu = 00:13:26 ; elapsed = 00:09:13 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395156 ; free virtual = 705550
BUFG optimization | Checksum: 26e461140
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 26e461140

Time (s): cpu = 00:13:30 ; elapsed = 00:09:17 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395156 ; free virtual = 705550
Shift Register Optimization | Checksum: 26e461140
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2477411f0

Time (s): cpu = 00:13:36 ; elapsed = 00:09:24 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395151 ; free virtual = 705545
Post Processing Netlist | Checksum: 2477411f0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 223 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a394a1fe

Time (s): cpu = 00:15:09 ; elapsed = 00:10:18 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395138 ; free virtual = 705543

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15743.133 ; gain = 0.000 ; free physical = 395137 ; free virtual = 705542
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2a394a1fe

Time (s): cpu = 00:15:11 ; elapsed = 00:10:20 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395137 ; free virtual = 705542
Phase 9 Finalization | Checksum: 2a394a1fe

Time (s): cpu = 00:15:12 ; elapsed = 00:10:21 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395137 ; free virtual = 705542
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |           13577  |           92630  |                                            144  |
|  Constant propagation         |            3033  |           10436  |                                            463  |
|  Sweep                        |               0  |           37477  |                                           2324  |
|  BUFG optimization            |               1  |               0  |                                              4  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            223  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a394a1fe

Time (s): cpu = 00:15:12 ; elapsed = 00:10:21 . Memory (MB): peak = 15743.133 ; gain = 801.488 ; free physical = 395137 ; free virtual = 705542

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 15743.133 ; gain = 0.000 ; free physical = 395137 ; free virtual = 705542
Ending Netlist Obfuscation Task | Checksum: 2a394a1fe

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.72 . Memory (MB): peak = 15743.133 ; gain = 0.000 ; free physical = 395137 ; free virtual = 705542
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 340 Warnings, 88 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:15:31 ; elapsed = 00:10:34 . Memory (MB): peak = 15743.133 ; gain = 865.520 ; free physical = 395137 ; free virtual = 705542
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#1 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#1]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#2 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#2]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:04:27 ; elapsed = 00:01:32 . Memory (MB): peak = 16279.395 ; gain = 536.262 ; free physical = 395129 ; free virtual = 705542
generate_parallel_reports: Time (s): cpu = 00:04:27 ; elapsed = 00:01:32 . Memory (MB): peak = 16279.395 ; gain = 536.262 ; free physical = 395129 ; free virtual = 705542
source /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/utils_1/imports/constraints/opt.post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 395088 ; free virtual = 705540
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 395088 ; free virtual = 705540
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 395088 ; free virtual = 705540
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394798 ; free virtual = 705535
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394708 ; free virtual = 705532
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394706 ; free virtual = 705533
Wrote Device Cache: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394681 ; free virtual = 705532
Write Physdb Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394680 ; free virtual = 705532
INFO: [Common 17-1381] The checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:01:13 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394926 ; free virtual = 705535
source /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/utils_1/imports/constraints/place.pre.tcl
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5144 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.61 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394925 ; free virtual = 705535
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20ba9034a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394925 ; free virtual = 705535
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 16279.395 ; gain = 0.000 ; free physical = 394321 ; free virtual = 704930

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c20621f5

Time (s): cpu = 00:23:24 ; elapsed = 00:17:57 . Memory (MB): peak = 17761.359 ; gain = 1481.965 ; free physical = 392568 ; free virtual = 703218

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 215e68183

Time (s): cpu = 00:34:31 ; elapsed = 00:22:13 . Memory (MB): peak = 25732.629 ; gain = 9453.234 ; free physical = 383818 ; free virtual = 694594

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 215e68183

Time (s): cpu = 00:34:36 ; elapsed = 00:22:18 . Memory (MB): peak = 25732.629 ; gain = 9453.234 ; free physical = 383803 ; free virtual = 694579
Phase 1 Placer Initialization | Checksum: 215e68183

Time (s): cpu = 00:34:43 ; elapsed = 00:22:24 . Memory (MB): peak = 25732.629 ; gain = 9453.234 ; free physical = 383782 ; free virtual = 694564

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-356] This design requires  13528  Super Long Lines (SLLs) out of 18870 for the crossing of SLR# 1 to SLR# 2.
This is currently routable however performance may be impacted due to high connectivity utilization.
Also future design changes may exceed the available resources for this SLR crossing.
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2a3f4c9ae

Time (s): cpu = 00:41:09 ; elapsed = 00:26:01 . Memory (MB): peak = 28838.145 ; gain = 12558.750 ; free physical = 417846 ; free virtual = 727206
Generating placement and routing for NoC components
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 92 insts (0 INI), 81 paths (0 INI). After Merge: 92 insts (0 INI), 81 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 92 insts (0 INI), 81 paths (0 INI). Read In: 6 insts (0 INI), 6 paths (0 INI). After Merge: 97 insts (0 INI), 85 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-869] Added 2 boot config paths to traffic out of a total of 6
NoC TrafficSpec | Checksum: 5336b830
NoC Constraints | Checksum: 2d4eb115
NoC Incremental Solution | Checksum: 17e4d3e3
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: f85c9f10
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Constraints 18-9882] Loading clock Vtree routing template for device xcv80.
INFO: [Constraints 18-11903] Loading Contained Vtree config file : ClockVTree_smaxInterSlrContained.cfg with revision : 2024.04.12
WARNING: [Place 30-4396] Design has clock loads placed in top HSR, but cannot find FSR to top HSR connection. 
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.45 . Memory (MB): peak = 29390.121 ; gain = 0.000 ; free physical = 398321 ; free virtual = 708780
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y1.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y2.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y3.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y4.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y5.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y6.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y7.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y8.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y9.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y10.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl2_ref_clk at Clock Region : X1Y2 with EXTENT_Y2_Y3.LOAD_Y2.TRACK_3 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl2_ref_clk at Clock Region : X1Y2 with EXTENT_Y2_Y3.LOAD_Y3.TRACK_3 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y4.LOAD_Y1.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y4.LOAD_Y2.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y4.LOAD_Y3.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y4.LOAD_Y4.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b2d38f72

Time (s): cpu = 00:43:56 ; elapsed = 00:28:51 . Memory (MB): peak = 29390.121 ; gain = 13110.727 ; free physical = 373691 ; free virtual = 684212

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 19e804380

Time (s): cpu = 00:44:02 ; elapsed = 00:28:56 . Memory (MB): peak = 29390.121 ; gain = 13110.727 ; free physical = 373659 ; free virtual = 684194

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 19e804380

Time (s): cpu = 00:45:11 ; elapsed = 00:29:12 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374508 ; free virtual = 684986

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1c0831752

Time (s): cpu = 00:45:20 ; elapsed = 00:29:21 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374463 ; free virtual = 684961

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1b0ed8196

Time (s): cpu = 00:47:57 ; elapsed = 00:30:01 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374671 ; free virtual = 685264

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1b0ed8196

Time (s): cpu = 00:47:58 ; elapsed = 00:30:02 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374703 ; free virtual = 685260
Phase 2.1.1 Partition Driven Placement | Checksum: 1b0ed8196

Time (s): cpu = 00:48:00 ; elapsed = 00:30:04 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374696 ; free virtual = 685257
Phase 2.1 Floorplanning | Checksum: 1a99ba9a5

Time (s): cpu = 00:48:01 ; elapsed = 00:30:05 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374690 ; free virtual = 685252

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 9 candidate nets for critical-cell optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 29422.137 ; gain = 0.000 ; free physical = 374619 ; free virtual = 685215

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:12  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1371b3257

Time (s): cpu = 00:48:18 ; elapsed = 00:30:22 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374611 ; free virtual = 685210

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1371b3257

Time (s): cpu = 00:48:20 ; elapsed = 00:30:23 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374605 ; free virtual = 685207

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 2004be074

Time (s): cpu = 00:48:24 ; elapsed = 00:30:27 . Memory (MB): peak = 29422.137 ; gain = 13142.742 ; free physical = 374584 ; free virtual = 685196

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1168b8f25

Time (s): cpu = 01:35:54 ; elapsed = 00:51:14 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 371783 ; free virtual = 683576

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5536 LUTNM shape to break, 20982 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1705, two critical 3831, total 2810, new lutff created 84
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12387 nets or LUTs. Breaked 2810 LUTs, combined 9577 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 686 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 87 nets.  Re-placed 546 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 87 nets or cells. Created 0 new cell, deleted 110 existing cells and moved 546 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 371229 ; free virtual = 683168
INFO: [Physopt 32-1408] Pass 1. Identified 49 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_6_ff_0_RS_FF_PP_TAIL/dec_V_cache_manager_6___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/grp_dec_quant_layer_fp32_qint_4_true_32_8192_Pipeline_asym_quant_loop_fu_646/grp_fu_1036_ce. Replicated 16 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y2_TO_SLOT_X1Y2_0/dec_MHA_i8xi8_axv_0_ff_0_RS_FF_PP_TAIL/dec_MHA_i8xi8_axv_0___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkv_fp32_int8_0/dec_quant_layer_qkv_fp32_int8_hide_peek_0/grp_dec_MHA_static_sym_per_tensor_quant_layer_fp32_qint_8_8_64_32_16_s_fu_242/grp_dec_MHA_static_sym_per_tensor_quant_layer_fp32_qint_8_8_64_32_16_Pipeline_head_num_loop_sym_quant_loop_fu_514/grp_fu_507_ce. Replicated 32 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkv_fp32_int8_0/dec_quant_layer_qkv_fp32_int8_hide_peek_0/grp_dec_MHA_static_sym_per_tensor_quant_layer_fp32_qint_8_8_64_8_16_s_fu_205/grp_dec_MHA_static_sym_per_tensor_quant_layer_fp32_qint_8_8_64_8_16_Pipeline_sym_quant_loop_fu_154/grp_fu_285_ce. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/__rs_SpinQuant_Decoding_aux_split_aux_0_inst_ff_0_RS_FF_PP_TAIL/inst.if_dout_reg_reg[0]_rep__1_0. Replicated 38 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_3_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_3___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_4_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_4___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_10_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_10___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_11_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_11___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_12_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_12___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_13_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_13___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_14_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_14___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_15_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_15___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_8_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_8___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_9_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_9___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_19_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_19___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_20_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_20___rs_pipelined_ap_rst_n. Replicated 14 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_23_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_23___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2_ff_0_RS_FF_PP_TAIL/dec_V_cache_manager_2___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2_ff_0_RS_FF_PP_TAIL/dec_K_cache_manager_2___rs_pipelined_ap_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y1_TO_SLOT_X1Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_30_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_30___rs_pipelined_ap_rst_n. Replicated 9 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y1_TO_SLOT_X1Y1_0/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_27_ff_0_RS_FF_PP_TAIL/dec_Linear_Layer_i4xi4_qkvo_FFN_flatten_27___rs_pipelined_ap_rst_n. Replicated 6 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0_ff_0_RS_FF_PP_TAIL/dec_FHT_R4_0___rs_pipelined_ap_rst_n. Replicated 5 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Top_K_Sampling_Embedding_Layer_0/dec_Top_K_Sampling_Embedding_Layer_hide_peek_0/grp_dec_Sampling_Embedding_Layer_float_32_129024_5_8_2048_true_s_fu_170/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/grp_dec_FHT_float_32_8192_13_false_Pipeline_Shuffle_Loop_fu_66/sext_ln10492_2_fu_399_p1[5]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 26 nets. Created 268 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 268 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 370324 ; free virtual = 682496
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14_ff_0_RS_FF_PP_TAIL/dec_weight_loader_qkvo_FFN_14___rs_pipelined_ap_rst_n. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.7 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 370314 ; free virtual = 682488
INFO: [Physopt 32-46] Identified 33 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/ap_CS_fsm_state17 was not replicated.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/quant_input_qkvo_ffn_stream/bram.unit/ENBWREN. Replicated 1 times.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/ap_CS_fsm_state17. Replicated 1 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/ap_CS_fsm_state17. Replicated 1 times.
INFO: [Physopt 32-81] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/ap_CS_fsm_state17. Replicated 1 times.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-571] Net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/ap_CS_fsm_state15 was not replicated.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 370187 ; free virtual = 682395
INFO: [Physopt 32-457] Pass 1. Identified 44 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. 20 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_19/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg. 10 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 40 nets or cells. Created 510 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 370101 ; free virtual = 682331
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 125 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 113 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 370088 ; free virtual = 682320
INFO: [Physopt 32-527] Pass 1: Identified 81 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_0. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_0. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_0. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_1. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_0. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_1. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_2. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_3. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_24. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_2. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_3. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_9. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_9. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_10. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_27. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_14. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_27. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_2. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_24. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_3. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_16. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_10. No change.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_0/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_2. 36 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_16. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_17. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_1. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_8. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_18. No change.
INFO: [Physopt 32-666] Processed cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_17. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 4184 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 369811 ; free virtual = 682107
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 369803 ; free virtual = 682103
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 369792 ; free virtual = 682096

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         2810  |           9577  |                 12387  |           0  |           1  |  00:00:20  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |            110  |                    87  |           0  |           1  |  00:01:05  |
|  Very High Fanout                                 |          268  |              0  |                    26  |           0  |           1  |  00:02:38  |
|  Fanout                                           |            5  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            4  |              0  |                     4  |           0  |           1  |  00:00:23  |
|  DSP Register                                     |          510  |              0  |                    40  |           0  |           1  |  00:00:15  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          113  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |         4184  |              0  |                    68  |           0  |           1  |  00:00:37  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         7894  |           9687  |                 12618  |           0  |          12  |  00:05:22  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: e48aec4f

Time (s): cpu = 01:44:20 ; elapsed = 00:58:23 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 369525 ; free virtual = 681900
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 29598.277 ; gain = 0.000 ; free physical = 369196 ; free virtual = 681687
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y1.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y2.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y3.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl2_ref_clk at Clock Region : X1Y3 with EXTENT_Y3_Y3.LOAD_Y3.TRACK_3 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y1.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y2.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y3.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y4.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y5.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y6.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y7.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y8.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y9.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y10.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
Phase 2.5 Global Placement Core | Checksum: 1a6dfa63f

Time (s): cpu = 01:53:18 ; elapsed = 01:02:40 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 369058 ; free virtual = 681611
Phase 2 Global Placement | Checksum: 1bf7a4a49

Time (s): cpu = 01:53:23 ; elapsed = 01:02:45 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 369054 ; free virtual = 681607

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc027a21

Time (s): cpu = 01:55:31 ; elapsed = 01:03:24 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 369047 ; free virtual = 681602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2adda6e47

Time (s): cpu = 02:01:16 ; elapsed = 01:05:42 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 368894 ; free virtual = 681515

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 280871049

Time (s): cpu = 02:11:26 ; elapsed = 01:08:44 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 368489 ; free virtual = 681248

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 268c204f9

Time (s): cpu = 02:13:11 ; elapsed = 01:09:51 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 380030 ; free virtual = 691960
Phase 3.3.2 Slice Area Swap | Checksum: 215734d52

Time (s): cpu = 02:13:52 ; elapsed = 01:10:31 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 379989 ; free virtual = 691936
Phase 3.3 Small Shape DP | Checksum: 1cc616a0c

Time (s): cpu = 02:18:13 ; elapsed = 01:11:58 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 379880 ; free virtual = 691867

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 247b6dedd

Time (s): cpu = 02:33:19 ; elapsed = 01:17:25 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 382854 ; free virtual = 694692

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 277cb1db5

Time (s): cpu = 02:37:56 ; elapsed = 01:22:17 . Memory (MB): peak = 29598.277 ; gain = 13318.883 ; free physical = 382792 ; free virtual = 694665

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 28c4243b8

Time (s): cpu = 02:47:52 ; elapsed = 01:25:23 . Memory (MB): peak = 29723.660 ; gain = 13444.266 ; free physical = 382665 ; free virtual = 694538
Phase 3 Detail Placement | Checksum: 28c4243b8

Time (s): cpu = 02:48:02 ; elapsed = 01:25:33 . Memory (MB): peak = 29723.660 ; gain = 13444.266 ; free physical = 382665 ; free virtual = 694538

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 30435.254 ; gain = 0.000 ; free physical = 382013 ; free virtual = 693886
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y1.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y2.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y3.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl2_ref_clk at Clock Region : X1Y3 with EXTENT_Y3_Y3.LOAD_Y3.TRACK_3 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y1.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y2.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y3.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y4.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y5.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y6.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y7.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y8.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y9.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y10.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.1 BUFG Replication | Checksum: 117f49944

Time (s): cpu = 03:01:31 ; elapsed = 01:31:07 . Memory (MB): peak = 30435.254 ; gain = 14155.859 ; free physical = 382015 ; free virtual = 693889

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d1bbfd55

Time (s): cpu = 03:08:38 ; elapsed = 01:36:25 . Memory (MB): peak = 30435.254 ; gain = 14155.859 ; free physical = 382014 ; free virtual = 693892

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.493. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1d1bbfd55

Time (s): cpu = 03:08:56 ; elapsed = 01:36:44 . Memory (MB): peak = 30672.996 ; gain = 14393.602 ; free physical = 381944 ; free virtual = 693823

Time (s): cpu = 03:08:56 ; elapsed = 01:36:44 . Memory (MB): peak = 30672.996 ; gain = 14393.602 ; free physical = 381944 ; free virtual = 693823
Phase 4.1 Post Commit Optimization | Checksum: 1d1bbfd55

Time (s): cpu = 03:09:07 ; elapsed = 01:36:54 . Memory (MB): peak = 30672.996 ; gain = 14393.602 ; free physical = 381945 ; free virtual = 693823
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381947 ; free virtual = 693825
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y1.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y2.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl0_ref_clk at Clock Region : X1Y2 with EXTENT_Y1_Y3.LOAD_Y3.TRACK_1 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net cips/inst/pspmc_0/inst/pl2_ref_clk at Clock Region : X1Y3 with EXTENT_Y3_Y3.LOAD_Y3.TRACK_3 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y1.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y2.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y3.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y4.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y5.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y6.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y7.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y8.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y9.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-12519] VTree for net pblock_SLR0/clock_reset/usr_clk_wiz/inst/clock_primitive_inst/clk_out1_BUFGCE at Clock Region : X5Y7 with EXTENT_Y1_Y10.LOAD_Y10.TRACK_13 is loading from the config file ClockVTree_smaxInterSlrContained.cfg

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e6218818

Time (s): cpu = 03:11:34 ; elapsed = 01:38:35 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381947 ; free virtual = 693826

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                4x4|                8x8|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                4x4|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|                4x4|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                2x2|                4x4|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e6218818

Time (s): cpu = 03:11:45 ; elapsed = 01:38:46 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381946 ; free virtual = 693824
Phase 4.3 Placer Reporting | Checksum: 1e6218818

Time (s): cpu = 03:11:55 ; elapsed = 01:38:56 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381945 ; free virtual = 693824

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.43 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381945 ; free virtual = 693824

Time (s): cpu = 03:11:56 ; elapsed = 01:38:57 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381945 ; free virtual = 693824
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f49e0c8

Time (s): cpu = 03:12:06 ; elapsed = 01:39:06 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381946 ; free virtual = 693824
Ending Placer Task | Checksum: 16961ad79

Time (s): cpu = 03:12:16 ; elapsed = 01:39:16 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381945 ; free virtual = 693824
369 Infos, 342 Warnings, 96 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 03:14:39 ; elapsed = 01:40:44 . Memory (MB): peak = 30705.012 ; gain = 14425.617 ; free physical = 381949 ; free virtual = 693827
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381946 ; free virtual = 693826
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381915 ; free virtual = 693829
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381908 ; free virtual = 693824
generate_parallel_reports: Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381908 ; free virtual = 693824
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381350 ; free virtual = 693822
Wrote PlaceDB: Time (s): cpu = 00:02:21 ; elapsed = 00:01:02 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379549 ; free virtual = 693782
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379546 ; free virtual = 693782
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379546 ; free virtual = 693782
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379540 ; free virtual = 693782
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379422 ; free virtual = 693779
Wrote Device Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379395 ; free virtual = 693778
Write Physdb Complete: Time (s): cpu = 00:02:29 ; elapsed = 00:01:10 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379397 ; free virtual = 693780
report_design_analysis: Time (s): cpu = 00:03:26 ; elapsed = 00:01:00 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379402 ; free virtual = 693786
INFO: [Common 17-1381] The checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:44 ; elapsed = 00:03:02 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381481 ; free virtual = 693825
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcv80'

Starting Initial Update Timing Task

Time (s): cpu = 00:07:27 ; elapsed = 00:01:56 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381478 ; free virtual = 693822
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 481.23s |  WALL: 128.75s
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.5 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381478 ; free virtual = 693822

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.493 | TNS=-4840.894 |
Phase 1 Physical Synthesis Initialization | Checksum: 1abc04b01

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381481 ; free virtual = 693825
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.493 | TNS=-4840.894 |

Phase 2 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.493 | TNS=-4840.894 |
INFO: [Physopt 32-710] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/m_axi_wvalid. Critical path length was reduced through logic transformation on cell top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/m_axi_wvalid_INST_0_comp.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-4721.044 |
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_18_offset[31]_i_3_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_18_offset[31]_i_3_comp.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/m_axi_wvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.449 | TNS=-4198.450 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.447 | TNS=-4197.353 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_1/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_1_if_dout[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.439 | TNS=-4197.277 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-4196.665 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/areset. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-4123.395 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-4122.251 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-4121.430 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.402 | TNS=-4121.217 |
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_vocab_lib_offset[31]_i_4_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_vocab_lib_offset[31]_i_4_comp.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/m_axi_wvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.399 | TNS=-3890.100 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff[121]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-3890.069 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-3888.789 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.389 | TNS=-3887.871 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.376 | TNS=-3879.669 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff[122]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.375 | TNS=-3877.034 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]_alias_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.374 | TNS=-3876.256 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_rand_seeds_mmap_offset[63]_i_1_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.370 | TNS=-3876.653 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y1_TO_SLOT_X0Y1_0/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_1/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_1_if_dout[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.370 | TNS=-3876.615 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/m_axi_wvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.331 | TNS=-3735.355 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_0/load_quant_v_streams_1_hs_1_RS_HS_PP_BODY_0_if_dout[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.316 | TNS=-3734.024 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_1___v_caches_1_offset__q0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.310 | TNS=-3733.455 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_3___v_caches_3_offset__q0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-3733.178 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.286 | TNS=-3732.665 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.282 | TNS=-3731.977 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/s_axi_control_ARADDR[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.277 | TNS=-3731.747 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]_alias_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/s_axi_control_WVALID_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-3735.877 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-3735.763 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[15]_i_1_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-3735.649 |
INFO: [Physopt 32-702] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[1]_i_1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[1]_i_33_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[1]_i_33_comp.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[11]_i_16_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.252 | TNS=-3735.553 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.237 | TNS=-3734.873 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[13]_i_1_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.236 | TNS=-3734.813 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.230 | TNS=-3734.334 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-3733.937 |
INFO: [Physopt 32-702] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[4]_i_1_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[4]_i_1_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[4]_i_4_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-3733.927 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.212 | TNS=-3733.004 |
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[31]_i_1_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/m_axi_arvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-3729.172 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-3729.056 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-3728.736 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/s_axi_control_WVALID_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.202 | TNS=-3728.430 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1607]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.200 | TNS=-3727.971 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/areset_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_5_offset_reg_n_10_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.198 | TNS=-3727.359 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/s_axi_control_ARADDR[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[26]_i_1_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.198 | TNS=-3727.345 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1600]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.197 | TNS=-3726.714 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.194 | TNS=-3726.162 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_5_offset_reg_n_10_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.194 | TNS=-3725.664 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/areset_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/s_axi_control_WVALID_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.194 | TNS=-3724.976 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.192 | TNS=-3724.691 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.192 | TNS=-3723.848 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.191 | TNS=-3723.133 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.190 | TNS=-3722.573 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-3722.142 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.182 | TNS=-3721.386 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-3720.809 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-3720.809 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381494 ; free virtual = 693838
Phase 2 Critical Path Optimization | Checksum: 125b250a7

Time (s): cpu = 00:04:48 ; elapsed = 00:02:23 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381491 ; free virtual = 693835

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-3720.809 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_7___v_caches_7_offset__q0[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-3720.656 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-3719.891 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.174 | TNS=-3719.737 |
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[31]_i_5_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[31]_i_5_comp.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata[31]_i_12_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.172 | TNS=-3719.653 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/areset_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/s_axi_control_WVALID_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.168 | TNS=-3718.498 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.167 | TNS=-3717.995 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.164 | TNS=-3717.841 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.163 | TNS=-3717.059 |
INFO: [Physopt 32-702] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/s_axi_control_ARADDR[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-3704.178 |
INFO: [Physopt 32-702] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/s_axi_control_RDATA[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/s_axi_control_ARADDR[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.155 | TNS=-3695.498 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/_tapa_fsm_unit_dec_weight_s_loader_qkvo_FFN_w_sum_mmap_offset_q0[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.153 | TNS=-3695.213 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[921]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-3694.626 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[612]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-3694.269 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-3668.599 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-3668.301 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_23_offset_reg_n_10_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.143 | TNS=-3667.092 |
INFO: [Physopt 32-735] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.135 | TNS=-3478.643 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_7___v_caches_7_offset__q0[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.135 | TNS=-3478.031 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.132 | TNS=-3477.566 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_7___v_caches_7_offset__q0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-3475.960 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_7___v_caches_7_offset__q0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-3475.178 |
INFO: [Physopt 32-710] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_7_offset[31]_i_1_n_10. Critical path length was reduced through logic transformation on cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_7_offset[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_4_offset[31]_i_3_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-3472.632 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-3472.477 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1607]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-3472.245 |
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/areset_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_exit_pipeline/m04_exit/inst/s_axi_control_WVALID_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-3472.009 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_5_offset_reg_n_10_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-3471.706 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_5_offset_reg_n_10_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-3471.442 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-3471.290 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1600]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-3471.019 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y1_TO_SLOT_X1Y1_0/dec_MHA_i8xi8_qxk_0_hs_1_RS_HS_PP_BODY_1/dec_MHA_i8xi8_qxk_0_hs_1_RS_HS_PP_BODY_1_if_dout[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.121 | TNS=-3470.943 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-3470.716 |
INFO: [Physopt 32-735] Processed net top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.117 | TNS=-3470.368 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.117 | TNS=-3470.368 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381494 ; free virtual = 693838
Phase 3 Critical Path Optimization | Checksum: 1de821a96

Time (s): cpu = 00:05:28 ; elapsed = 00:03:00 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381494 ; free virtual = 693838
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.42 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381494 ; free virtual = 693838
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.117 | TNS=-3470.368 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.377  |       1370.526  |            0  |              0  |                    85  |           0  |           2  |  00:01:30  |
|  Total          |          0.377  |       1370.526  |            0  |              0  |                    85  |           0  |           2  |  00:01:30  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 20d4f61a7

Time (s): cpu = 00:07:14 ; elapsed = 00:04:28 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381500 ; free virtual = 693845
INFO: [Common 17-83] Releasing license: Implementation
579 Infos, 342 Warnings, 96 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:14:54 ; elapsed = 00:06:38 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381500 ; free virtual = 693845
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381012 ; free virtual = 693848
Wrote PlaceDB: Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379184 ; free virtual = 693803
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379181 ; free virtual = 693803
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379181 ; free virtual = 693803
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379176 ; free virtual = 693804
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379057 ; free virtual = 693801
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379031 ; free virtual = 693801
Write Physdb Complete: Time (s): cpu = 00:02:27 ; elapsed = 00:01:09 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379031 ; free virtual = 693801
report_design_analysis: Time (s): cpu = 00:01:41 ; elapsed = 00:00:33 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379027 ; free virtual = 693798
INFO: [Common 17-1381] The checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:55 ; elapsed = 00:02:32 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381067 ; free virtual = 693837
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcv80'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 28df60c6 ConstDB: 0 ShapeSum: 41d84541 RouteDB: aa40365a
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381024 ; free virtual = 693794
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X0Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X1Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X2Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X3Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X4Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X6Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X5Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X7Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X8Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[3] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[2] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[1] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW[0] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_AW is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_AW that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[3] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_3_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[2] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_2_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[1] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_1_ that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/I_hbm_io_chnl/HBM_IO_CHNL_CORE_POR_B_VCCO_DW[0] is mapped to the HBM_IO_CHNL_X9Y0/HBM_IO_CHNL_CORE_POR_B_VCCO_DW_0_ that is directly connected to the VCC/GND source
INFO: [Common 17-14] Message 'Route 35-3399' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: c435d272 | NumContArr: 35d9d0b6 | Constraints: 4670b2d3 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 203295098

Time (s): cpu = 00:13:34 ; elapsed = 00:02:53 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381023 ; free virtual = 693793

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 203295098

Time (s): cpu = 00:13:41 ; elapsed = 00:02:56 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381023 ; free virtual = 693793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 152db8e64

Time (s): cpu = 00:13:49 ; elapsed = 00:02:58 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381023 ; free virtual = 693793

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1fe413afd

Time (s): cpu = 00:14:26 ; elapsed = 00:03:22 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 381021 ; free virtual = 693791

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10c8b7dcc

Time (s): cpu = 00:26:16 ; elapsed = 00:05:56 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 380796 ; free virtual = 693603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.133 | TNS=-2264.841| WHS=-0.527 | THS=-4859.458|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 113e0223d

Time (s): cpu = 00:43:17 ; elapsed = 00:09:57 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379778 ; free virtual = 692704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.133 | TNS=-3194.026| WHS=-0.729 | THS=-4816.220|

Phase 2.5 Update Timing for Bus Skew | Checksum: d68da096

Time (s): cpu = 00:43:19 ; elapsed = 00:09:58 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379765 ; free virtual = 692702

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1162814
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 938282
  Number of Partially Routed Nets     = 224532
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16441d9e6

Time (s): cpu = 00:43:42 ; elapsed = 00:10:07 . Memory (MB): peak = 30705.012 ; gain = 0.000 ; free physical = 379735 ; free virtual = 692677

Phase 3 Global Routing

Phase 3.1 SLL Assignment
Estimated SLL Demand Per SLR Cut
+===================+=======+=======+
|      SLR Cut      | [0-1] | [1-2] |
+===================+=======+=======+
|   North Demand    | 4582  | 4851  |
|   South Demand    | 4508  | 8577  |
|     Capacity      | 18870 | 18870 |
| North Unreachable |   0   |  490  |
| South Unreachable |  149  |  70   |
| Fully Unreachable |   0   |   3   |
|  North Available  | 18870 | 18380 |
|  South Available  | 18721 | 18800 |
|     Available     | 18870 | 18867 |
| North Utilization | 0.243 | 0.264 |
| South Utilization | 0.241 | 0.456 |
|    Utilization    | 0.482 | 0.712 |
+-------------------+-------+-------+

Congested SLL Regions (threshold: 1.000)
+=========+==========+=============+=============================+
| SLR Cut | Capacity | Utilization |            Area             |
+=========+==========+=============+=============================+
| [0->1]  |   8450   |    1.003    | SLL_X41Y335 -> SLL_X95Y271  |
| [0<-1]  |   8507   |    1.000    | SLL_X39Y335 -> SLL_X95Y272  |
| [0<->1] |   8450   |    1.003    | SLL_X41Y335 -> SLL_X95Y271  |
| [1->2]  |  13209   |    1.018    | SLL_X32Y623 -> SLL_X107Y550 |
| [1<-2]  |  13250   |    1.015    | SLL_X32Y623 -> SLL_X106Y550 |
| [1<->2] |  13317   |    1.010    | SLL_X32Y623 -> SLL_X106Y550 |
+---------+----------+-------------+-----------------------------+

Phase 3.1 SLL Assignment | Checksum: 279dc8afd

Time (s): cpu = 01:07:32 ; elapsed = 00:16:36 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 374538 ; free virtual = 687665
Phase 3 Global Routing | Checksum: 279dc8afd

Time (s): cpu = 01:07:34 ; elapsed = 00:16:36 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 374539 ; free virtual = 687665

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20622cea8

Time (s): cpu = 01:15:53 ; elapsed = 00:19:04 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 374352 ; free virtual = 687534
Phase 4 Initial Routing | Checksum: 10e49dc93

Time (s): cpu = 01:16:42 ; elapsed = 00:19:24 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 374280 ; free virtual = 687471

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      3.49| 128x128|      7.63|     8x8|      0.62|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|      3.39| 128x128|      6.74|     8x8|      0.93|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      0.27|   32x32|      0.85|   16x16|      0.40|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.27|   16x16|      1.13|     8x8|      0.42|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X43Y700->INT_X74Y859 (CLE_E_CORE_X43Y700->INTF_ROCF_BR_TILE_X74Y859)
	INT_X64Y707->INT_X95Y738 (CLE_E_CORE_X64Y707->INTF_ROCF_BR_TILE_X95Y738)
	INT_X64Y706->INT_X95Y737 (CLE_E_CORE_X64Y706->INTF_ROCF_BR_TILE_X95Y737)
	INT_X64Y705->INT_X95Y736 (CLE_E_CORE_X64Y705->INTF_ROCF_BR_TILE_X95Y736)
	INT_X64Y704->INT_X95Y735 (CLE_E_CORE_X64Y704->INTF_ROCF_BR_TILE_X95Y735)
SOUTH
	INT_X45Y676->INT_X76Y803 (CLE_E_CORE_X45Y676->CLE_W_CORE_X76Y803)
	INT_X43Y688->INT_X74Y719 (CLE_E_CORE_X43Y688->INTF_ROCF_TR_TILE_X74Y719)
	INT_X43Y719->INT_X74Y750 (CLE_E_CORE_X43Y719->INTF_ROCF_BR_TILE_X74Y750)
	INT_X43Y687->INT_X74Y718 (CLE_E_CORE_X43Y687->INTF_ROCF_TR_TILE_X74Y718)
	INT_X43Y718->INT_X74Y749 (CLE_E_CORE_X43Y718->INTF_ROCF_BR_TILE_X74Y749)
EAST
	INT_X57Y615->INT_X72Y646 (CLE_E_CORE_X57Y615->CLE_W_CORE_X72Y646)
	INT_X64Y624->INT_X79Y639 (CLE_E_CORE_X64Y624->CLE_W_CORE_X79Y639)
	INT_X64Y623->INT_X79Y638 (CLE_E_CORE_X64Y623->CLE_W_CORE_X79Y638)
	INT_X64Y622->INT_X79Y637 (CLE_E_CORE_X64Y622->CLE_W_CORE_X79Y637)
	INT_X64Y621->INT_X79Y636 (CLE_E_CORE_X64Y621->CLE_W_CORE_X79Y636)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X34Y677->INT_X97Y900 (CLE_E_CORE_X34Y677->CLE_W_CORE_X97Y900)
	INT_X20Y720->INT_X83Y783 (CLE_E_CORE_X20Y720->CLE_W_CORE_X83Y783)
	INT_X20Y719->INT_X83Y782 (CLE_E_CORE_X20Y719->CLE_W_CORE_X83Y782)
	INT_X20Y718->INT_X83Y781 (CLE_E_CORE_X20Y718->CLE_W_CORE_X83Y781)
	INT_X20Y717->INT_X83Y780 (CLE_E_CORE_X20Y717->CLE_W_CORE_X83Y780)
SOUTH
	INT_X34Y667->INT_X97Y794 (CLE_E_CORE_X34Y667->CLE_W_CORE_X97Y794)
	INT_X30Y692->INT_X93Y755 (INTF_ROCF_TL_TILE_X30Y692->CLE_W_CORE_X93Y755)
	INT_X30Y691->INT_X93Y754 (INTF_ROCF_TL_TILE_X30Y691->CLE_W_CORE_X93Y754)
	INT_X30Y690->INT_X93Y753 (INTF_ROCF_TL_TILE_X30Y690->CLE_W_CORE_X93Y753)
	INT_X30Y689->INT_X93Y752 (INTF_ROCF_TL_TILE_X30Y689->CLE_W_CORE_X93Y752)
EAST
	INT_X64Y618->INT_X79Y649 (CLE_E_CORE_X64Y618->CLE_W_CORE_X79Y649)
	INT_X64Y624->INT_X79Y639 (CLE_E_CORE_X64Y624->CLE_W_CORE_X79Y639)
	INT_X64Y623->INT_X79Y638 (CLE_E_CORE_X64Y623->CLE_W_CORE_X79Y638)
	INT_X64Y622->INT_X79Y637 (CLE_E_CORE_X64Y622->CLE_W_CORE_X79Y637)
	INT_X64Y621->INT_X79Y636 (CLE_E_CORE_X64Y621->CLE_W_CORE_X79Y636)
WEST
	INT_X54Y328->INT_X69Y335 (INTF_ROCF_TL_TILE_X54Y328->CLE_W_CORE_X69Y335)
	INT_X56Y328->INT_X63Y335 (CLE_E_CORE_X56Y328->CLE_W_CORE_X63Y335)
	INT_X56Y671->INT_X63Y678 (CLE_E_CORE_X56Y671->CLE_W_CORE_X63Y678)
	INT_X56Y670->INT_X63Y677 (CLE_E_CORE_X56Y670->CLE_W_CORE_X63Y677)
	INT_X56Y669->INT_X63Y676 (CLE_E_CORE_X56Y669->CLE_W_CORE_X63Y676)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X64Y624->INT_X79Y639 (CLE_E_CORE_X64Y624->CLE_W_CORE_X79Y639)
	INT_X64Y623->INT_X79Y638 (CLE_E_CORE_X64Y623->CLE_W_CORE_X79Y638)
	INT_X64Y622->INT_X79Y637 (CLE_E_CORE_X64Y622->CLE_W_CORE_X79Y637)
	INT_X56Y624->INT_X71Y639 (CLE_E_CORE_X56Y624->INTF_ROCF_BR_TILE_X71Y639)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 7 (128x128). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 142 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=======================+=======================+==========================================================================================+
| Launch Setup Clock    | Launch Hold Clock     | Pin                                                                                      |
+=======================+=======================+==========================================================================================+
| clock_reset_clk_usr_0 | clock_reset_clk_usr_0 | top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata_reg[16]/D |
| clock_reset_clk_usr_0 | clock_reset_clk_usr_0 | top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata_reg[20]/D |
| clock_reset_clk_usr_0 | clock_reset_clk_usr_0 | top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata_reg[21]/D |
| clock_reset_clk_usr_0 | clock_reset_clk_usr_0 | top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata_reg[12]/D |
| clock_reset_clk_usr_0 | clock_reset_clk_usr_0 | top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/rdata_reg[25]/D |
+-----------------------+-----------------------+------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 363206
 Number of Nodes with overlaps = 48584
 Number of Nodes with overlaps = 9595
 Number of Nodes with overlaps = 2677
 Number of Nodes with overlaps = 698
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.327 | TNS=-19326.262| WHS=-0.298 | THS=-7.900 |

Phase 5.1 Global Iteration 0 | Checksum: 22294a043

Time (s): cpu = 03:23:52 ; elapsed = 00:51:14 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367802 ; free virtual = 681830

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.654| WHS=0.008  | THS=0.000  |

Phase 5.2 Global Iteration 1 | Checksum: 1cbc2ede4

Time (s): cpu = 03:28:28 ; elapsed = 00:52:57 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367362 ; free virtual = 681435

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.982| WHS=0.008  | THS=0.000  |

Phase 5.3 Global Iteration 2 | Checksum: 259c618fb

Time (s): cpu = 03:29:40 ; elapsed = 00:53:31 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367215 ; free virtual = 681304
Phase 5 Rip-up And Reroute | Checksum: 259c618fb

Time (s): cpu = 03:29:43 ; elapsed = 00:53:32 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367214 ; free virtual = 681304

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.982| WHS=0.008  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.982| WHS=0.008  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.982| WHS=0.008  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1ad04c556

Time (s): cpu = 03:32:26 ; elapsed = 00:54:04 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367076 ; free virtual = 681180

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ad04c556

Time (s): cpu = 03:32:29 ; elapsed = 00:54:04 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367076 ; free virtual = 681180
Phase 6 Delay and Skew Optimization | Checksum: 1ad04c556

Time (s): cpu = 03:32:32 ; elapsed = 00:54:04 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367075 ; free virtual = 681180

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.172 | TNS=-19331.738| WHS=0.008  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 276d661ae

Time (s): cpu = 03:33:16 ; elapsed = 00:54:13 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367041 ; free virtual = 681150
Phase 7 Post Hold Fix | Checksum: 276d661ae

Time (s): cpu = 03:33:20 ; elapsed = 00:54:13 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367041 ; free virtual = 681150

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0663 %
  Global Horizontal Routing Utilization  = 11.3317 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 16x16 Area, Max Cong = 87.4484%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X53Y718 -> INT_X68Y733
   INT_X53Y717 -> INT_X68Y732
   INT_X53Y716 -> INT_X68Y731
   INT_X53Y715 -> INT_X68Y730
   INT_X54Y720 -> INT_X69Y735
South Dir 16x16 Area, Max Cong = 85.6557%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X64Y745 -> INT_X79Y760
   INT_X59Y749 -> INT_X74Y764
   INT_X60Y750 -> INT_X75Y765
   INT_X60Y749 -> INT_X75Y764
   INT_X60Y748 -> INT_X75Y763
East Dir 8x8 Area, Max Cong = 94.9219%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X64Y640 -> INT_X71Y647
   INT_X64Y632 -> INT_X71Y639
   INT_X64Y624 -> INT_X71Y631
   INT_X64Y639 -> INT_X71Y646
   INT_X64Y631 -> INT_X71Y638
West Dir 2x2 Area, Max Cong = 85.5469%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X38Y910 -> INT_X39Y911

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.157895 Sparse Ratio: 1.9375
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.166667 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 276d661ae

Time (s): cpu = 03:33:39 ; elapsed = 00:54:17 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367015 ; free virtual = 681125

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 276d661ae

Time (s): cpu = 03:33:45 ; elapsed = 00:54:20 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 367003 ; free virtual = 681114

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_RPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_RPLLNORTHREFCLK1
Phase 10 Depositing Routes | Checksum: 2de059753

Time (s): cpu = 03:37:20 ; elapsed = 00:55:12 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 366791 ; free virtual = 680926

Phase 11 Post Process Routing
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.05|     4x4|      0.17|     2x2|      0.11|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.08|     4x4|      0.24|     2x2|      0.13|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.01|     4x4|      0.17|     1x1|      0.04|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.13|   16x16|      0.31|     4x4|      0.15|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.39|   32x32|      3.05|     2x2|      0.07|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.61|   64x64|      4.56|     4x4|      0.15|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     2x2|      0.07|     2x2|      0.07|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.01|     2x2|      0.15|     2x2|      0.11|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     10.64| 128x128|     20.96|     8x8|      1.80|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|     10.13| 128x128|     16.56|     8x8|      2.70|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.88|   32x32|      2.54|   16x16|      1.13|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.74|     8x8|      3.15|     8x8|      1.06|
|___________|________|__________|________|__________|________|__________|


Phase 11 Post Process Routing | Checksum: 2de059753

Time (s): cpu = 03:37:35 ; elapsed = 00:55:20 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 366762 ; free virtual = 680900

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.172 | TNS=-19331.738| WHS=0.008  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2de059753

Time (s): cpu = 03:37:38 ; elapsed = 00:55:20 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 366762 ; free virtual = 680899
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.173 | TNS=-19332.270 | WHS=0.008 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 2de059753

Time (s): cpu = 03:46:41 ; elapsed = 00:57:50 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 366123 ; free virtual = 680328
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.173 | TNS=-19332.270 | WHS=0.008 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -2.125. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -2.102. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[64].
INFO: [Physopt 32-952] Improved path group WNS = -2.102. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -2.064. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_17_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -2.057. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -2.049. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1504].
INFO: [Physopt 32-952] Improved path group WNS = -2.042. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[64].
INFO: [Physopt 32-952] Improved path group WNS = -2.040. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[896].
INFO: [Physopt 32-952] Improved path group WNS = -2.031. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1280].
INFO: [Physopt 32-952] Improved path group WNS = -2.030. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_22_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -2.029. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[286].
INFO: [Physopt 32-952] Improved path group WNS = -2.025. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_18__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -2.017. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_17_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -2.013. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[832].
INFO: [Physopt 32-952] Improved path group WNS = -2.010. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -2.007. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[64].
INFO: [Physopt 32-952] Improved path group WNS = -2.005. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[480].
INFO: [Physopt 32-952] Improved path group WNS = -1.993. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.987. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[704].
INFO: [Physopt 32-952] Improved path group WNS = -1.986. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -1.986. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1568].
INFO: [Physopt 32-952] Improved path group WNS = -1.986. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_17_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.982. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1504].
INFO: [Physopt 32-952] Improved path group WNS = -1.982. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_27__w_mmaps_offset_q0[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.981. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.980. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[736].
INFO: [Physopt 32-952] Improved path group WNS = -1.980. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[608].
INFO: [Physopt 32-952] Improved path group WNS = -1.974. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_24_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.973. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[670].
INFO: [Physopt 32-952] Improved path group WNS = -1.971. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/in[30].
INFO: [Physopt 32-952] Improved path group WNS = -1.969. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[896].
INFO: [Physopt 32-952] Improved path group WNS = -1.968. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1280].
INFO: [Physopt 32-952] Improved path group WNS = -1.965. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/in[28].
INFO: [Physopt 32-952] Improved path group WNS = -1.963. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[926].
INFO: [Physopt 32-952] Improved path group WNS = -1.960. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[574].
INFO: [Physopt 32-952] Improved path group WNS = -1.960. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[224].
INFO: [Physopt 32-952] Improved path group WNS = -1.959. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_22_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.955. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[64].
INFO: [Physopt 32-952] Improved path group WNS = -1.954. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[352].
INFO: [Physopt 32-952] Improved path group WNS = -1.954. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[286].
INFO: [Physopt 32-952] Improved path group WNS = -1.954. Path group: clock_reset_clk_usr_0. Processed net: top_i/base_logic/pcie_slr0_mgmt_sc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49].
INFO: [Physopt 32-952] Improved path group WNS = -1.953. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1022].
INFO: [Physopt 32-952] Improved path group WNS = -1.952. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_dec_seq_len_reg[31]_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.951. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_18__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.949. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1056].
INFO: [Physopt 32-952] Improved path group WNS = -1.949. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_dec_seq_len_reg[31]_0[30].
INFO: [Physopt 32-952] Improved path group WNS = -1.948. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_23_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.948. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1504].
INFO: [Physopt 32-952] Improved path group WNS = -1.947. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_21__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.946. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_6_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.946. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_v_caches_7_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.946. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[832].
INFO: [Physopt 32-952] Improved path group WNS = -1.946. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_4___v_caches_4_offset__q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.945. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_7___v_caches_7_offset__q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.945. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1600].
INFO: [Physopt 32-952] Improved path group WNS = -1.939. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_16_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.938. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_20__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.938. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_31__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.936. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[96].
INFO: [Physopt 32-952] Improved path group WNS = -1.936. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_21_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.935. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[640].
INFO: [Physopt 32-952] Improved path group WNS = -1.935. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_17_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.935. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1536].
INFO: [Physopt 32-952] Improved path group WNS = -1.934. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1120].
INFO: [Physopt 32-952] Improved path group WNS = -1.933. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[800].
INFO: [Physopt 32-952] Improved path group WNS = -1.932. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[896].
INFO: [Physopt 32-952] Improved path group WNS = -1.932. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[64].
INFO: [Physopt 32-952] Improved path group WNS = -1.931. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -1.930. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1280].
INFO: [Physopt 32-952] Improved path group WNS = -1.929. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[480].
INFO: [Physopt 32-952] Improved path group WNS = -1.928. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.926. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_16__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.922. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_27__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.922. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[704].
INFO: [Physopt 32-952] Improved path group WNS = -1.920. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_22_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.918. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[864].
INFO: [Physopt 32-952] Improved path group WNS = -1.917. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[288].
INFO: [Physopt 32-952] Improved path group WNS = -1.916. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_22__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.915. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/in[60].
INFO: [Physopt 32-952] Improved path group WNS = -1.915. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1568].
INFO: [Physopt 32-952] Improved path group WNS = -1.914. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[286].
INFO: [Physopt 32-952] Improved path group WNS = -1.912. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_18__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.911. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.911. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_27__w_mmaps_offset_q0[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.910. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_6___v_caches_6_offset__q0[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.909. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[256].
INFO: [Physopt 32-952] Improved path group WNS = -1.909. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_1___v_caches_1_offset__q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.909. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[608].
INFO: [Physopt 32-952] Improved path group WNS = -1.909. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_24_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.908. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_w_qkvo_FFN_mmaps_17_offset_reg_n_10_[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.906. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[832].
INFO: [Physopt 32-952] Improved path group WNS = -1.906. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1342].
INFO: [Physopt 32-952] Improved path group WNS = -1.905. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[416].
INFO: [Physopt 32-952] Improved path group WNS = -1.903. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[736].
INFO: [Physopt 32-952] Improved path group WNS = -1.902. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[670].
INFO: [Physopt 32-952] Improved path group WNS = -1.902. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_5___v_caches_5_offset__q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.898. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/in[30].
INFO: [Physopt 32-952] Improved path group WNS = -1.897. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_weight_loader_qkvo_FFN_30__w_mmaps_offset_q0[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.896. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/int_gamma_beta_mmap_offset_reg[63]_0[1504].
INFO: [Physopt 32-952] Improved path group WNS = -1.895. Path group: clock_reset_clk_usr_0. Processed net: top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/control_s_axi_U/__tapa_fsm_unit_dec_V_cache_manager_1___v_caches_1_offset__q0[62].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.642 | TNS=-19528.201 | WHS=0.001 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.6 . Memory (MB): peak = 34663.738 ; gain = 0.000 ; free physical = 365431 ; free virtual = 679721
Phase 13.2 Critical Path Optimization | Checksum: 2de059753

Time (s): cpu = 03:52:55 ; elapsed = 01:01:53 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 365431 ; free virtual = 679721
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 34663.738 ; gain = 0.000 ; free physical = 365429 ; free virtual = 679719
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.642 | TNS=-19528.201 | WHS=0.001 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 2421e2e5a

Time (s): cpu = 03:53:19 ; elapsed = 01:02:07 . Memory (MB): peak = 34663.738 ; gain = 3958.727 ; free physical = 365429 ; free virtual = 679719
Total Elapsed time in route_design: 3727.27 secs

Phase 14 Post-Route Event Processing
INFO: [DRC 23-27] Running DRC with 8 threads
Phase 14 Post-Route Event Processing | Checksum: 1ffaeba4d

Time (s): cpu = 03:57:25 ; elapsed = 01:03:13 . Memory (MB): peak = 34695.754 ; gain = 3990.742 ; free physical = 365321 ; free virtual = 679639
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ffaeba4d

Time (s): cpu = 03:57:49 ; elapsed = 01:03:35 . Memory (MB): peak = 34695.754 ; gain = 3990.742 ; free physical = 365322 ; free virtual = 679639

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
817 Infos, 344 Warnings, 96 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 04:04:38 ; elapsed = 01:06:01 . Memory (MB): peak = 34695.754 ; gain = 3990.742 ; free physical = 365321 ; free virtual = 679639
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#1 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#1]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#2 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#2]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:12:08 ; elapsed = 00:02:10 . Memory (MB): peak = 37137.934 ; gain = 2442.180 ; free physical = 362877 ; free virtual = 677195
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:13:07 ; elapsed = 00:03:11 . Memory (MB): peak = 37169.949 ; gain = 32.016 ; free physical = 362879 ; free virtual = 677199
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MHP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:06:30 ; elapsed = 00:01:53 . Memory (MB): peak = 37169.949 ; gain = 0.000 ; free physical = 362829 ; free virtual = 677165
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MHP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
report_route_status: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 37169.949 ; gain = 0.000 ; free physical = 362834 ; free virtual = 677171
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
WARNING: [Power 33-362] There are 182371 hierarchical nodes in this design which exceed the limit of 100000.  The .rpx file may be incomplete and unusable.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
841 Infos, 347 Warnings, 109 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:06:40 ; elapsed = 00:02:09 . Memory (MB): peak = 37540.184 ; gain = 370.234 ; free physical = 362772 ; free virtual = 677140
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 362771 ; free virtual = 677139
generate_parallel_reports: Time (s): cpu = 00:39:39 ; elapsed = 00:10:33 . Memory (MB): peak = 37540.184 ; gain = 2844.430 ; free physical = 362771 ; free virtual = 677139
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 362270 ; free virtual = 677129
Wrote PlaceDB: Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360447 ; free virtual = 677092
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360444 ; free virtual = 677093
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360444 ; free virtual = 677093
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360145 ; free virtual = 677077
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360039 ; free virtual = 677087
Wrote Device Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360013 ; free virtual = 677086
Write Physdb Complete: Time (s): cpu = 00:02:57 ; elapsed = 00:01:33 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 360013 ; free virtual = 677086
INFO: [Common 17-1381] The checkpoint '/scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:49 ; elapsed = 00:02:28 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 362218 ; free virtual = 677143
source /scratch/jameszhang23/AVED_SpinQuant_Decoding/output/amd_v80_gen5x8_23.2_exdes_1/2025-08-30_20-06-59/hw/prj/prj.srcs/utils_1/imports/constraints/write_device_image.pre.tcl
Logic-UUID is f3e31350eb72605b926bbdaa1fcdb4ce

INFO: Updaing UUID ROM with UUID: f3e31350eb72605b926bbdaa1fcdb4ce
INFO: Updating UUID ROM cell: top_i/base_logic/uuid_rom

get_cells: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 37540.184 ; gain = 0.000 ; free physical = 362216 ; free virtual = 677141
INFO: Setting INIT=0000004 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0
INFO: Setting INIT=0000007 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1
INFO: Setting INIT=0000001 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2
INFO: Setting INIT=0000007 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3
INFO: Setting INIT=000000c on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4
INFO: Setting INIT=0000002 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5
INFO: Setting INIT=000000d on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6
INFO: Setting INIT=0000003 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7
INFO: Setting INIT=000000a on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8
INFO: Setting INIT=0000008 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9
INFO: Setting INIT=0000003 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10
INFO: Setting INIT=0000002 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11
INFO: Setting INIT=000000b on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12
INFO: Setting INIT=0000007 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13
INFO: Setting INIT=0000004 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14
INFO: Setting INIT=0000003 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15
INFO: Setting INIT=000000b on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_16_16
INFO: Setting INIT=000000e on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_17_17
INFO: Setting INIT=0000001 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_18_18
INFO: Setting INIT=0000003 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_19_19
INFO: Setting INIT=0000004 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_20_20
INFO: Setting INIT=000000e on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_21_21
INFO: Setting INIT=000000f on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_22_22
INFO: Setting INIT=0000009 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_23_23
INFO: Setting INIT=000000d on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_24_24
INFO: Setting INIT=000000f on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_25_25
INFO: Setting INIT=0000001 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26
INFO: Setting INIT=0000005 on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_27_27
INFO: Setting INIT=000000b on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_28_28
INFO: Setting INIT=000000c on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_29_29
INFO: Setting INIT=000000c on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_30_30
INFO: Setting INIT=000000e on cell top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_31_31

INFO: UUID ROM successfully updated

Interface-UUID is 13dee47e7dba6924c9807ffa14b5ad9f
INFO: [Memdata 28-167] Found XPM memory block top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/base_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst block.
Command: write_device_image -force top_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcv80'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcv80'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#1 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#1]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
INFO: [DRC 23-114] NEW DRC VIOLATION: REQPXA-422#2 is a violation of a new DRC check. When fully enabled, it will have a severity of 'Error'. If this violation is correct, please modify the design accordingly. If not, please file a CR with this design as a test case so the DRC team can investigate. Use this command to get full information on this violation: 'report_property [get_drc_violations REQPXA-422#2]'. Full text: 'Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.'
WARNING: [DRC REQPXA-422] GTYP_should_not_connect_PCS_RSVD_OUT: Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.
WARNING: [DRC REQPXA-422] GTYP_should_not_connect_PCS_RSVD_OUT: Cell top_i/cips/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst: The PCSRSVDOUT pins are reserved for test purposes only. User logic should not connect to these output pins.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_28: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/sw_output_ffn_up_stream/bram.unit/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_1_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_1_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_2_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_2_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_3_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_3_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_4_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_4_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_5_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_5_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_6_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_6_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_7_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_7_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/attn_exp_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_a_stream_redundant/bram.unit/mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_sfm_a_stream/bram.unit/mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_sfm_a_stream/bram.unit/mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_sfm_a_stream/bram.unit/mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/quant_sfm_a_stream/bram.unit/mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_16: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_17: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_18: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_19: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_20: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_21: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_22: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_23: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_24: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_25: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_26: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_27: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_19/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_19/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product, CLK pin top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/CLK should be connected to active signal.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/mul_ln3348_reg_1359_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/mul_ln3348_reg_1359_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f102_cast_reg_1239_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f102_cast_reg_1239_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f138_cast_reg_1223_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f138_cast_reg_1223_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f150_cast_reg_1218_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f150_cast_reg_1218_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f42_cast_reg_1274_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f42_cast_reg_1274_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f54_cast_reg_1269_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f54_cast_reg_1269_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f60_cast_reg_1264_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f60_cast_reg_1264_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f66_cast_reg_1259_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f66_cast_reg_1259_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f78_cast_reg_1254_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f78_cast_reg_1254_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f84_cast_reg_1249_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f84_cast_reg_1249_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f90_cast_reg_1244_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f90_cast_reg_1244_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mac_muladd_14ns_10ns_19ns_23_4_1_U7/dec_weight_loader_qkvo_FFN_mac_muladd_14ns_10ns_19ns_23_4_1_DSP48_0_U/p_reg_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U69/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U69/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U79/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U79/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U89/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U89/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U99/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U99/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U109/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U109/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U119/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U119/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U129/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U129/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U139/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U139/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U149/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U149/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U159/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U159/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U169/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U169/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U179/buff0_reg input top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U179/buff0_reg/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U52/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U52/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U53/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U53/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U54/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U54/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U55/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U55/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U56/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U56/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U57/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U57/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U58/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U58/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U59/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_Softmax_MHA_0/dec_Softmax_MHA_hide_peek_0/grp_dec_MHA_Softmax_float_8_2048_32_true_true_s_fu_111/grp_dec_MHA_Softmax_float_8_2048_32_true_true_Pipeline_exp_loop_max_t_fu_239/fexp_32ns_32ns_32_10_med_dsp_1_U59/dec_Softmax_MHA_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U65/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U65/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U66/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U66/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U67/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U67/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U68/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U68/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U69/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U69/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U70/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U70/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U71/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U71/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U72/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U72/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U73/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U73/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U74/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U74/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U75/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U75/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U76/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U76/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U77/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U77/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U78/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U78/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U79/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U79/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U80/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U80/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U81/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U81/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U82/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U82/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U83/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U83/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U84/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U84/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U85/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U85/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U86/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U86/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U87/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U87/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U88/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U88/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U89/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U89/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U90/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U90/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U91/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U91/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U92/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U92/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U93/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U93/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U94/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U94/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U95/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U95/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U96/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Swish_Layer_FFN_0/dec_Swish_Layer_FFN_hide_peek_0/grp_dec_Swish_float_32_8192_s_fu_103/fexp_32ns_32ns_32_10_med_dsp_1_U96/dec_Swish_Layer_FFN_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Top_K_Sampling_Embedding_Layer_0/dec_Top_K_Sampling_Embedding_Layer_hide_peek_0/grp_dec_Sampling_Embedding_Layer_float_32_129024_5_8_2048_true_s_fu_170/grp_dec_Sampling_Embedding_Layer_float_32_129024_5_8_2048_true_Pipeline_exp_sum_loop_fu_7680/fexp_32ns_32ns_32_10_med_dsp_1_U2/dec_Top_K_Sampling_Embedding_Layer_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_Top_K_Sampling_Embedding_Layer_0/dec_Top_K_Sampling_Embedding_Layer_hide_peek_0/grp_dec_Sampling_Embedding_Layer_float_32_129024_5_8_2048_true_s_fu_170/grp_dec_Sampling_Embedding_Layer_float_32_129024_5_8_2048_true_Pipeline_exp_sum_loop_fu_7680/fexp_32ns_32ns_32_10_med_dsp_1_U2/dec_Top_K_Sampling_Embedding_Layer_fexp_32ns_32ns_32_10_med_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_16/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_17/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_18/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_19/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_19/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_20/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_21/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_22/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_23/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_24/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_25/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_26/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_27/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_28/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_29/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg output top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_31/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/mul_ln3348_reg_1359_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/mul_ln3348_reg_1359_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f102_cast_reg_1239_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f102_cast_reg_1239_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f138_cast_reg_1223_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f138_cast_reg_1223_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f150_cast_reg_1218_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f150_cast_reg_1218_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f42_cast_reg_1274_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f42_cast_reg_1274_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f54_cast_reg_1269_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f54_cast_reg_1269_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f60_cast_reg_1264_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f60_cast_reg_1264_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f66_cast_reg_1259_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f66_cast_reg_1259_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f78_cast_reg_1254_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f78_cast_reg_1254_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f84_cast_reg_1249_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f84_cast_reg_1249_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f90_cast_reg_1244_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/p_lshr_f90_cast_reg_1244_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_0/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_1/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_2/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_3/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_4/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_5/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_6/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_7/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/mul_17ns_4ns_21_1_1_U5/tmp_product/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_9/grp_dec_weight_loader_int4_pack_2_32_64_8192_8192_s_fu_129/trunc_ln3025_reg_299_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U69/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1034_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U69/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U79/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1135_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U79/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U89/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1236_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U89/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U99/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1337_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U99/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U109/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1438_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U109/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U119/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1539_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U119/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U129/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1640_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U129/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U139/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1741_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U139/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U149/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1842_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U149/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U159/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_1943_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U159/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U169/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2044_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U169/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U179/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2145_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U179/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2246_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2246_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U189/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2246_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2246_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U189/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_832_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_832_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U48/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_832_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_832_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U48/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_933_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_933_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U59/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_933_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_933_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U59/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_2347_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_2347_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U199/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_122_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_2347_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_2347_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U199/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2450_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2450_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U311/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2450_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2450_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U311/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2551_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2551_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U321/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2551_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2551_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U321/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2652_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2652_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U331/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2652_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2652_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U331/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2753_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2753_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U341/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2753_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2753_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U341/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2854_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2854_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U351/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2854_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2854_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U351/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2955_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2955_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U361/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2955_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_2955_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U361/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3056_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3056_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U371/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3056_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3056_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U371/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3157_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3157_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U381/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3157_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3157_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U381/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3258_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3258_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U391/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3258_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3258_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U391/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3359_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3359_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U401/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3359_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3359_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U401/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3460_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3460_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U411/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3460_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3460_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U411/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3561_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3561_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U421/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3561_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3561_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U421/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3662_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3662_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U431/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3662_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3662_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U431/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3763_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3763_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U441/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3763_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3763_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U441/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3864_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3864_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U451/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3864_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_3864_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U451/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_3965_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_3965_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U461/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_223_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_3965_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_3965_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U461/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_120158_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_120158_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1883/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_120158_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_120158_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1883/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_121159_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_121159_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1893/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_121159_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_121159_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1893/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_122160_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_122160_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1903/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_122160_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_122160_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1903/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_123161_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_123161_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1913/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_123161_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_123161_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1913/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_124162_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_124162_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1923/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_124162_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_124162_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1923/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_125163_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_125163_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1933/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_125163_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_125163_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1933/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_126164_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_126164_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1943/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_126164_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_126164_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1943/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_127165_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_127165_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1953/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_127165_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_127165_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1953/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_128166_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_128166_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1963/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_128166_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_128166_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1963/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_129167_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_129167_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1973/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_129167_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_129167_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1973/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_130168_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_130168_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1983/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_130168_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_130168_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1983/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_131169_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_131169_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1993/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_131169_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_131169_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U1993/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_132170_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_132170_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2003/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_132170_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_132170_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2003/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_133171_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_133171_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2013/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_133171_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_133171_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2013/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_172_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_172_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2023/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_172_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_172_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U2023/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_173_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_173_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U2033/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_29_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_true_173_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_true_173_Pipeline_PE_LOOP_fu_47/mul_25s_8s_32_2_1_U2033/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4068_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4068_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U573/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4068_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4068_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U573/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4169_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4169_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U583/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4169_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4169_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U583/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4270_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4270_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U593/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4270_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4270_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U593/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4371_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4371_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U603/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4371_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4371_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U603/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4472_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4472_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U613/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4472_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4472_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U613/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4573_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4573_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U623/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4573_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4573_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U623/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4674_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4674_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U633/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4674_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4674_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U633/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4775_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4775_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U643/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4775_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4775_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U643/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4876_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4876_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U653/buff0_reg multiplier stage top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_MHA_i8xi8_qxk_0/dec_MHA_i8xi8_qxk_hide_peek_0/grp_dec_MHA_i8xi8_qxk_template_8_32_32_64_6_2048_s_fu_273/grp_dataflow_parent_loop_proc20_fu_71/dataflow_parent_loop_proc_U0/dataflow_in_loop_k_weight_block_loop_U0/systolic_array_i8xi8_pack_1x2_1D_32_6_324_U0/PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4876_U0/grp_PE_i8xi8_pack_1x2_1xDSP_1D_6_false_4876_Pipeline_PE_LOOP_fu_49/mul_25s_8s_32_2_1_U653/buff0_reg/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y165: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y170: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y171: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y172: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y173: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y174: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y179: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y180: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y181: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y182: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y183: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y184: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y186: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y188: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y189: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y190: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y191: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y195: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y196: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y197: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y198: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y199: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y200: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y201: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y209: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y223: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y224: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y225: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X10Y226: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y166: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y170: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y173: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y175: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y180: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y181: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y182: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y183: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y184: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y188: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y191: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X11Y225: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y165: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y176: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y177: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y224: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y225: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X12Y226: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y168: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y169: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y173: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y175: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y182: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y188: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y190: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y191: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y192: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y193: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y220: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y221: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y222: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X13Y223: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X1Y187: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X1Y188: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y177: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y206: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y207: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y212: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y213: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X2Y220: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y177: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y178: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y179: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y189: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y190: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y191: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y204: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y205: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y218: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y219: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X3Y220: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y191: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y204: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y205: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y206: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y207: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y216: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y217: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y218: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y219: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y220: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y221: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y222: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y223: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y224: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y225: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X4Y226: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X5Y183: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X5Y184: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X5Y185: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
WARNING: [DRC PDCNXA-2] RAMB36_X9_DINPA_RAMB36: Site RAMB36_X5Y186: For cell attribute RAMB36.WRITE_WIDTH_A=9, the DINPA[0] pin of the upper and lower BRAM sections must be connected together.
INFO: [Common 17-14] Message 'DRC PDCNXA-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-4] RSTREG_REGCE_LAT_MODE_B: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y2_TO_SLOT_X0Y2_0/dec_K_cache_buffer_0/dec_K_cache_buffer_hide_peek_0/grp_dec_K_cache_buffer_template_ap_int_8_8_32_512_16_s_fu_451/p_ZZ27dec_K_cache_buffer_templateI6ap_intILi8EELi8ELi32ELi512ELi16EEvRN4tapa11tapa_streamIN3hls6vectorIT_XT0_EEEEERAT0_NS3_INS5_IS6_XT1_EEEEEiiE5k_reg_7_9_U/ram_reg_bram_0: When cell attribute DOB_REG=0, the REGCEB and RSTREGB pins should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_0/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_27: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_3: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_4: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-43] RSTREG_REGCE_LAT_MODE_B_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOB_REG=0, the REGCEBL/U and RSTREGBL/U pins in the RAMB36E5_INT (equivalent to REGCEB and RSTREGB in RAMB36E5) should either not be connected to an active signal or connected to the VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_0/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_1/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_2/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_3/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_4/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_5/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_6/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_K_cache_manager_7/dec_K_cache_manager_hide_peek_0/k_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Layer_Norm_012_0/dec_Layer_Norm_012_hide_peek_0/grp_dec_Layer_Norm_float_8_2048_false_s_fu_123/gamma_U/ram_reg_3: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_10/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_11/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_12/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_13/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_14/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_15/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_weight_loader_qkvo_FFN_8/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_14: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_27: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_3: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_FHT_R4_0/dec_FHT_R4_hide_peek_0/grp_dec_FHT_float_32_8192_13_false_s_fu_103/shuffle_buf_U/ram_reg_bram_4: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_2/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_5/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_V_cache_manager_7/dec_V_cache_manager_hide_peek_0/v_cache_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-65] RSTREG_REGCE_LAT_MODE_A_RAM36: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_weight_loader_qkvo_FFN_30/weight_mmap_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2: When cell attribute DOA_REG=0, the REGCEAREGCEL/U and RSTREGARSTREGL/U pins in the RAMB36E5_INT (equivalent to REGCEAREGCE and RSTREGARSTREG in RAMB36E5) should either not be connected to an active signal or connected to VCC and GND respectively.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-78' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y2_TO_SLOT_X1Y2_0/dec_MHA_i8xi8_axv_0/dec_MHA_i8xi8_axv_hide_peek_0/grp_dec_MHA_i8xi8_axv_template_8_32_32_64_2048_11_s_fu_273/A_U/ram_reg_uram_0: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y2_TO_SLOT_X1Y2_0/dec_MHA_i8xi8_axv_0/dec_MHA_i8xi8_axv_hide_peek_0/grp_dec_MHA_i8xi8_axv_template_8_32_32_64_2048_11_s_fu_273/A_U/ram_reg_uram_0: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-93' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_14_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_15_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_16_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_17_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_18_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_19_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_1_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_20_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_21_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_22_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_23_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_24_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_25_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_26_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_27_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_28_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_29_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_2_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_30_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_31_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_3_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_4_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_5_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_6_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_7_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_8_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_9_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-96' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_14_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_15_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_16_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_17_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_18_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_19_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_1_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_20_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_21_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_22_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_23_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_24_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_25_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_26_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_27_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_28_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_29_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_2_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_30_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_31_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_3_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_4_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_5_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_6_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_7_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_8_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_9_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_10_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_11_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_12_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X1Y0_TO_SLOT_X1Y0_0/dec_qkvo_FFN_output_distributor_0/dec_qkvo_FFN_output_distributor_hide_peek_0/grp_dec_io_buffer_float_32_8_2048_1_s_fu_197/data_reg_13_U/ram_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-100' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-244' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-245' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-246' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-247' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-248' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-249' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-250' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-251' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-252' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-253' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-254' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-255' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-256' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-257' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-258' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-259' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-260' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-261' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-262' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-263' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_0/dec_Linear_Layer_i4xi4_qkvo_FFN_input_broadcastor_hide_peek_0/grp_dec_Linear_Layer_input_broadcastor_ap_int_4_32_64_8192_8192_s_fu_485/A_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_1_s_fu_198/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_14_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_15_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_16_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_17_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_18_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_19_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_1_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_20_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_21_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_22_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_23_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_24_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_25_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_26_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_27_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_28_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_29_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_2_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_30_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_31_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_3_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_4_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_5_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_6_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_7_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_8_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_9_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_qkvo_FFN_input_merger_0/dec_qkvo_FFN_input_merger_hide_peek_0/grp_dec_io_buffer_float_8_32_2048_2_s_fu_189/data_reg_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_10_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_11_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_12_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/SpinQuant_Decoding_0/inst/SLOT_X0Y0_TO_SLOT_X0Y0_0/dec_quant_layer_qkvo_FFN_0/dec_quant_layer_qkvo_FFN_hide_peek_0/grp_dec_quant_layer_fp32_qint_4_true_32_8192_s_fu_125/input_buffer_13_U/ram_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
INFO: [Common 17-14] Message 'DRC REQPXA-265' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 3873 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl0/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl2/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl1/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl6/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl3/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl5/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl4/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st1/I_hbm_chnl7/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl6/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl2/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl4/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl7/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI, top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl3/CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI... and (the first 15 of 3585 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6443 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/axi_noc_mc_ddr4_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/axi_noc_mc_ddr4_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
INFO: [Designutils 20-5748] Running write_device_image with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "FC321047" for option USR_ACCESS
TIMESTAMP = Sun Aug 31 01:01:07 2025

Creating boot configuration...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Writing NPI partition ./top_wrapper_ssit_2.rnpi...
Writing NPI partition ./top_wrapper_ssit_1.rnpi...
Writing NPI partition noc_pll.rnpi...
Writing NPI partition ./top_wrapper_ssit_0.rnpi...
Creating bitmap...
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
CRITICAL WARNING: [Ipconfig 75-742] Logical HBMMC slave top_i/axi_noc_cips/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl1/I_hbm_mc has no system address, using starting address 0x4000000000
Creating bitstream...
Writing NPI partition ./cpm_gtyp_0.rcdo...
Creating bitstream...
Writing CDO partition ./top_wrapper_2.rcdo...
Writing CDO partition ./top_wrapper_1.rcdo...
Writing CDO partition ./top_wrapper_0.rcdo...
Writing CDO partition ./top_wrapper_master_config.rcdo...
Creating bitstream...
Writing NPI partition ./top_wrapper_2.rnpi...
Writing NPI partition ./top_wrapper_1.rnpi...
Writing NPI partition ./top_wrapper_0.rnpi...
Generating bif file top_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/mnt/software/xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
/mnt/software/xilinx/Vivado/2024.1/gnu/microblaze/lin
WARNING: Pmonpsv driver is being deprecated from 2024.1 release. It will be made obsolete in 2025.1 release.
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_6/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_7/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_15/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_16/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_15/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_14/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/sdps_v4_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/standalone_v9_1/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_5/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_19/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v2_0/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_9/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v2_0/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_2/src
Include files for this library have already been copied.
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_9/src
Include files for this library have already been copied.
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_18/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_2/src
Compiling XilCert Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_3/src
Compiling XilNvm Library
xnvm_efuse.c: In function 'XNvm_EfuseValidateAdditionalPpkWriteReq':
xnvm_efuse.c:5888:13: warning: unused variable 'Index' [-Wunused-variable]
 5888 |         u32 Index = 0U;
      |             ^~~~~
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v2_0/src
Compiling XilPLMI Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_3/src
Compiling XilSecure Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_3/src
Compiling XilPuf Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_9/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_3/src
Compiling XilOcp Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_2/src
Compiling XilPM Library
xpm_notifier_plat.c: In function 'XPmNotifier_SingleEamEventHandler':
xpm_notifier_plat.c:24:9: warning: implicit declaration of function 'XPlmi_ErrPrintToLog' [-Wimplicit-function-declaration]
   24 |         XPlmi_ErrPrintToLog(ErrNodeId, RegMask);
      |         ^~~~~~~~~~~~~~~~~~~
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_9/src
Compiling Xilpdi Library
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v2_0/src
Compiling XilLoader Library
Finished building libraries sequentially.
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_6/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_7/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_15/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_16/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_15/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_14/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/sdps_v4_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/standalone_v9_1/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_5/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_19/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_10/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v2_0/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_9/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v2_0/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_2/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_3/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_9/src
Running Make include in cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_18/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_6/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_7/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_10/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_15/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_16/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_15/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_10/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_14/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/standalone_v9_1/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/sdps_v4_3/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_2/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_19/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_10/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_5/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_10/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_2/src
Running Make libs in cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_18/src
Compiling xsysmonpsv
xcoresightpsdcc.c:42:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   42 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1227:58: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1227 | #define XPAR_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                          ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
microblaze_sleep.c:83:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   83 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/mnt/software/xilinx/Vivado/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating cips_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
APU IPIs are not enabled. Linux boot would not work.
lto-wrapper.real: warning: using serial compilation of 6 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating top_wrapper.bif file ...
Running bootgen.
Found bootgen at /mnt/software/xilinx/Vivado/2024.1/bin/bootgen
Running '/mnt/software/xilinx/Vivado/2024.1/bin/bootgen -arch versal -image top_wrapper.bif -w -o top_wrapper.pdi'


****** Bootgen v2024.1
  **** Build date : May 19 2024-13:05:05
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
892 Infos, 3677 Warnings, 113 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:19:38 ; elapsed = 00:07:37 . Memory (MB): peak = 43365.250 ; gain = 5656.984 ; free physical = 356640 ; free virtual = 671785
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 01:05:24 2025...
