library IEEE;
use IEEE.Std_Logic_1164.all;
entity mux is
port (F1,F2: in std_logic;
sel: in std_logic;
F: out std_logic
);
end mux;

architecture mux1 of mux is
begin

F <= 	F1 when sel = "0" else
		F2;

end mux1;