<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>T. Yoneda | Genetic Logic Lab</title><link>/author/t.-yoneda/</link><atom:link href="/author/t.-yoneda/index.xml" rel="self" type="application/rss+xml"/><description>T. Yoneda</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Sat, 01 Dec 2007 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>T. Yoneda</title><link>/author/t.-yoneda/</link></image><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/scheduling-methods-asynchronous-saito-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/scheduling-methods-asynchronous-saito-2007/</guid><description/></item><item><title>Verification of Timed Circuits with Failure-Directed Abstractions</title><link>/publication/verification-timed-circuits-haozheng-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-haozheng-2006/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/scheduling-method-asynchronous-saito-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item></channel></rss>