{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588743619043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588743619043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588743619100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588743619159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588743619159 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiplier1:Mul\|ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\|ram_block1a0 " "Atom \"multiplier1:Mul\|ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1588743619205 "|top|multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1588743619205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588743619348 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588743619356 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743619569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743619569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743619569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588743619569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743619608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743619608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743619608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743619608 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588743619608 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588743619613 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588743619732 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588743620918 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588743620924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cisr_decoder:CISR_Decoder\|row_id\[3\]\[5\] aa\[1\] " "Register cisr_decoder:CISR_Decoder\|row_id\[3\]\[5\] is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588743620946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588743620946 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588743620946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588743620946 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1588743621000 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588743621000 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743621000 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743621000 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743621000 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588743621000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743621588 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743621588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "Automatically promoted node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 7638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 7640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 7709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 7737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743621588 ""}  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743621588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I " "Destination node active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 1691 37 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_l " "Destination node rst_l" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1588743621588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743621588 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 12817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743621588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_l  " "Automatically promoted node rst_l " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~2_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~2_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 597 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~14_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 751 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~13_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 739 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~3_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~3_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 610 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~9_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 688 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~10_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 701 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I " "Destination node active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 527 26 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743621589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743621589 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743621589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588743622319 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588743622327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588743622328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588743622339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588743622353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588743622368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588743622573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "200 Embedded multiplier block " "Packed 200 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588743622582 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1588743622582 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588743622582 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743622810 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588743622831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588743623720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743625467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588743625703 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588743628582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743628582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588743629628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588743631811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588743631811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588743632807 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588743632807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588743632807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743632810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588743633073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588743633122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588743633970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588743633973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588743635092 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743636355 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[0\] 3.3-V LVTTL 55 " "Pin SD_DATA\[0\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[1\] 3.3-V LVTTL 50 " "Pin SD_DATA\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[2\] 3.3-V LVTTL 53 " "Pin SD_DATA\[2\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[3\] 3.3-V LVTTL 66 " "Pin SD_DATA\[3\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL 67 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[0\] 3.3-V LVTTL 43 " "Pin bd_inout\[0\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[1\] 3.3-V LVTTL 38 " "Pin bd_inout\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[2\] 3.3-V LVTTL 39 " "Pin bd_inout\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[3\] 3.3-V LVTTL 34 " "Pin bd_inout\[3\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[4\] 3.3-V LVTTL 33 " "Pin bd_inout\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[4\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[5\] 3.3-V LVTTL 32 " "Pin bd_inout\[5\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[5\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[6\] 3.3-V LVTTL 30 " "Pin bd_inout\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[6\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[7\] 3.3-V LVTTL 28 " "Pin bd_inout\[7\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[7\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[0\] 3.3-V LVTTL 10 " "Pin bc_in\[0\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[1\] 3.3-V LVTTL 23 " "Pin aa\[1\] uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[0\] 3.3-V LVTTL 89 " "Pin aa\[0\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL 24 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL 25 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[1\] 3.3-V LVTTL 11 " "Pin bc_in\[1\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743636858 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1588743636858 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588743636860 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1588743636860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588743637239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588743638641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 00:40:38 2020 " "Processing ended: Wed May 06 00:40:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588743638641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588743638641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588743638641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588743638641 ""}
