
5. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:                394
   Number of wire bits:           4161
   Number of public wires:         385
   Number of public wire bits:    4059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                           64
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          257
     $not                            1
     $sdff                           9
     $sub                           32

=== output_logic ===

   Number of wires:                382
   Number of wire bits:          12862
   Number of public wires:         287
   Number of public wire bits:    4316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $add                           80
     $dffe                          10
     $eq                            32
     $ge                            32
     $mux                         8376
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       2082
     $sub                           80

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                          16

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           16

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           16

=== seq_mac ===

   Number of wires:                 14
   Number of wire bits:            123
   Number of public wires:          11
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff                           48
     $mux                           24
     $reduce_or                      8

=== systolic_data_setup ===

   Number of wires:                489
   Number of wire bits:           3211
   Number of public wires:         297
   Number of public wire bits:    2623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $add                          112
     $and                          512
     $dffe                          20
     $eq                           256
     $ge                            96
     $logic_and                     34
     $logic_not                      8
     $logic_or                      34
     $lt                            16
     $mux                           42
     $not                           35
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        1936
     $sdffe                          2
     $sub                           32

=== systolic_pe_matrix ===

   Number of wires:                806
   Number of wire bits:           6660
   Number of public wires:         806
   Number of public wire bits:    6660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $or                             1

=== design hierarchy ===

   matmul_16x16_systolic             1
     output_logic                    0
     systolic_data_setup             0
     systolic_pe_matrix              0
       processing_element            0
         seq_mac                     0
           qadd                      0
           qmult                     0

   Number of wires:                394
   Number of wire bits:           4161
   Number of public wires:         385
   Number of public wire bits:    4059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                           64
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          257
     $not                            1
     $sdff                           9
     $sub                           32

