timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_NMOS_S_58948167_X10_Y1_1731860597 DCL_NMOS_S_58948167_X10_Y1_1731860597_0 -1 0 3784 0 -1 1512
use DCL_PMOS_S_70252776_X3_Y1_1731860598 DCL_PMOS_S_70252776_X3_Y1_1731860598_0 1 0 860 0 -1 1512
use NMOS_S_80601593_X20_Y4_1731860601 NMOS_S_80601593_X20_Y4_1731860601_0 1 0 0 0 1 4200
use PMOS_S_69344976_X12_Y2_1731860602 PMOS_S_69344976_X12_Y2_1731860602_0 -1 0 2580 0 -1 4200
use NMOS_4T_46840295_X5_Y2_1731860599 NMOS_4T_46840295_X5_Y2_1731860599_0 1 0 2580 0 1 1512
use DCL_NMOS_S_42410075_X20_Y4_1731860596 DCL_NMOS_S_42410075_X20_Y4_1731860596_0 -1 0 7568 0 1 4200
use DCL_PMOS_S_70252776_X3_Y1_1731860598 DCL_PMOS_S_70252776_X3_Y1_1731860598_1 -1 0 6708 0 -1 1512
use NMOS_S_21039285_X10_Y1_1731860600 NMOS_S_21039285_X10_Y1_1731860600_0 1 0 3784 0 -1 1512
use PMOS_S_69344976_X12_Y2_1731860602 PMOS_S_69344976_X12_Y2_1731860602_1 1 0 4988 0 -1 4200
use NMOS_4T_46840295_X5_Y2_1731860599 NMOS_4T_46840295_X5_Y2_1731860599_1 -1 0 4988 0 1 1512
node "VINP" 0 0 3182 3024 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VINN" 0 0 4386 3024 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT" 0 0 1462 3528 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ID" 0 0 2752 1008 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_5648_4247#" 1 305.885 5648 4247 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15624 782 79360 1312 0 0 0 0 0 0
node "m2_1434_4116#" 1 277.587 1434 4116 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15624 782 65600 1140 0 0 0 0 0 0
node "VDD" 8 18454.7 1258 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 38416 2044 3709440 47328 4274432 37168 0 0 0 0
node "m1_4268_1400#" 1 132.932 4268 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 15904 680 0 0 0 0 0 0 0 0
node "m1_6160_1484#" 2 361.385 6160 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 41216 1696 0 0 0 0 0 0 0 0
node "m1_1258_1484#" 7 1178.51 1258 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108304 4092 44800 1936 0 0 0 0 0 0 0 0
node "m1_3236_1988#" 3 533.126 3236 1988 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 7168 480 0 0 0 0 0 0 0 0
node "m1_4440_2156#" 5 870.664 4440 2156 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99904 3680 7168 480 0 0 0 0 0 0 0 0
node "VSS" 14 19281.2 2806 4004 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 208320 8112 3709440 47328 4274432 37168 0 0 0 0
node "m1_1860_5600#" 9 1790.21 1860 5600 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215488 7808 7168 480 0 0 0 0 0 0 0 0
node "li_3759_571#" 34 694.857 3759 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 77840 3004 3584 240 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "m2_5648_4247#" 59.0647
cap "li_3759_571#" "m1_1258_1484#" 14.3854
cap "VSS" "m1_6160_1484#" 145.586
cap "m1_4440_2156#" "VDD" 51.0135
cap "m1_1860_5600#" "VSS" 215.999
cap "VDD" "m1_4268_1400#" 10.3809
cap "li_3759_571#" "VSS" 17.3681
cap "m2_1434_4116#" "VSS" 50.8593
cap "VDD" "m1_1258_1484#" 18.3989
cap "m1_3236_1988#" "m1_4268_1400#" 13.3854
cap "VDD" "m1_6160_1484#" 7.02122
cap "VSS" "VDD" 3051.65
cap "VSS" "m1_3236_1988#" 69.8996
cap "VSS" "m2_5648_4247#" 46.0758
cap "m1_1860_5600#" "VDD" 60.5975
cap "li_3759_571#" "VDD" 26.5154
cap "m2_1434_4116#" "VDD" 47.5762
cap "li_3759_571#" "m1_3236_1988#" 26.1055
cap "m1_4440_2156#" "m1_6160_1484#" 36.1656
cap "VSS" "m1_4440_2156#" 59.2367
cap "m1_1860_5600#" "m2_5648_4247#" 2.23481
cap "VSS" "m1_4268_1400#" 55.4607
cap "VSS" "m1_1258_1484#" 319.872
cap "m1_3236_1988#" "VDD" 11.1527
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" 0.381076
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" 36.1141
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" 137.424
cap "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 20.1263
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" 1.02534
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" 105.344
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" 0.950096
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 17.0022
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 44.2451
cap "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" 310.106
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 0.666667
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 40.631
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" 105.826
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 4.7619
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 0.125557
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 65.7647
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 3.08814
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 1.08993
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 0.258162
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" -6.21628
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" -4.97988
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 0.793076
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 4.09524
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 3.64463
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 52.7654
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 167.126
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 9.34492
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 5.51277
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 2.3953
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 339.959
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 34.9475
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 0.267398
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 57.9912
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 41.9593
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 8.74673
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 153.995
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 12.7858
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "VSS" 0.981256
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "VSS" 59.5852
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "VSS" 3.43979
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "VSS" 2.23405
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "VSS" 2.05591
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "VSS" 21.785
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 124.063
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 354.516
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 12.1454
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 92.4034
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 18.0476
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 145.003
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 116.783
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 45.0648
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 594.568
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 38.8689
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 0.0106727
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.27688
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 10.944
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 16.1962
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 727.178
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 134.032
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 8.84464
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.862236
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.502091
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 7.7368
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 20.9725
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 8.60051
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 243.999
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 354.859
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 48.6343
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 129.813
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 0.0416636
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" -1.06476
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 22.558
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 210.818
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 25.1316
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 7.48178
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 4.09915
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 0.666667
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 77.0709
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 0.36225
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 67.1805
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 66.2754
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 69.2821
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 9.4891
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 0.832518
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 41.0451
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 5.44208
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 36.2708
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 23.2177
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" -0.017372
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 13.4241
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 266.771
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 1.79419
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 112.719
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 253.621
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 218.632
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 5.72185
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 5.2067
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 1.74242
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 11.0586
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 8.5106
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 5.9251
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 7.44436
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 351.907
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 4.09524
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 103.84
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 40.2086
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 207.475
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 0.832518
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 7.05079
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 504.896
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 1.87863
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 203.96
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 55.8959
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 0.36225
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 15.0486
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 0.17438
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" 4.91676
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 25.7284
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 101.646
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 546.233
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 7.16614
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 43.4921
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 0.913205
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 21.8988
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 6.37351
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 652.545
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 1.4273
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "VSS" 277.406
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "VSS" 32.6728
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "VSS" 0.68795
cap "VSS" "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" 1.00774
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "VSS" 105.616
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 17.2995
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 17.63
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 168.391
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 2.33631
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 5.2381
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 0.989442
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 129.513
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 0.0106727
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 13.2605
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 21.1294
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 59.4993
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.17099
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 7.14323
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 5.07769
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 7.68286
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 215.109
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 0.00105223
cap "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 1.98851
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 82.5576
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 6.19048
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 200.785
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.07166
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 15.3478
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 2.85481
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" 24.0832
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 0.0204003
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 166.858
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" 8.25138
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 3.92996
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 48.1493
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.389067
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 4.94779
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 8.41763
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 7.58978
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 15.9981
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 11.5827
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 12.9129
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 342.628
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.7944
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 0.732898
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 27.449
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 4.81765
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.76341
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 0.993527
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.0835134
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 4.84682
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 11.0909
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 2.57326
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 11.4834
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 1.64193
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 2.12139
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 45.1858
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 4.71616
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 1.77105
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 1.13767
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 62.3616
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 9.96996
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 141.465
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 69.5105
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 18.5088
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" 2.57326
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.483713
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 7.53651
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" 21.3165
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 104.242
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 11.709
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 203.228
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 0.505232
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 76.7556
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 3.48178
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 155.092
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.428666
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 20.0561
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 2.41206
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 60.9919
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 4.85494
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 4.5567
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 3.94303
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 390.679
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" 2.31405
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 0.264746
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.5592
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 12.8276
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 0.0204003
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 2.12242
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 242.574
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 26.308
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" 199.208
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 1.3475
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" 50.4436
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 2.76483
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 54.7483
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 75.2774
cap "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 191.917
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 55.3067
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 28.5125
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 95.8094
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 4.68185
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 56.9563
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 36.4144
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 182.47
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 2.2381
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 6.95826
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 148.626
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 16.0698
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 45.5338
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 5.2381
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 424.272
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 21.1898
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 374.083
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.0380664
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 1.15262
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.122131
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 31.1165
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 64.4699
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 2.21056
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 1.42871
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 34.7835
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 70.6031
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 8.05994
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 3.9753
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 18.7558
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" 6.19048
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 0.0729605
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 0.0793035
cap "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 0.826808
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 8.7787
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_147_525#" 6.2222
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "VINP" 1.72106
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 2.05039
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 2.40026
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "VINN" 0.696209
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 0.0938011
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" 4.41006
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 9.36546
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 0.242361
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_147_525#" 0.000889642
cap "NMOS_4T_46840295_X5_Y2_1731860599_0/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 1.77524
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VINP" 4.57039
cap "VINP" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 0.63912
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VINN" 0.736384
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.064892
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 597.493
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 390.664
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.70249
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 40.0344
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 214.259
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 516.338
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 1.13312
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" 1.90476
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 0.120961
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 3.82194
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.097338
cap "VINN" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 1.02485
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 6.46825
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" 1.77613
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 7.5604
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 5.96779
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "VINN" 4.47312
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 14.3518
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 8.51771
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 119.028
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 551.315
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 33.0094
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" 17.1749
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 70.974
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 82.3281
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 4.82655
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 18.7763
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" 1.70249
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 31.3344
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 23.9146
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" 1.90476
cap "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 32.4021
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" 11.3138
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.16223
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 326.697
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 2.98674
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 48.5338
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "VDD" 38.5654
cap "VDD" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" 84.9993
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 1.34971
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 46.6472
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 655.423
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" -1.54765
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.414857
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "VDD" 27.4809
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 0.689169
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 1.45561
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 0.129082
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.97505
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" 148.812
cap "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "VDD" 25.0718
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" -54.7258
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" -2.04596
cap "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 156.876
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 708.22
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 4.40716
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 6.90475
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "VDD" 182.419
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.745699
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 3.25035
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 754.246
cap "VDD" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 154.774
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 2.50584
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 8.34927
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 179.519
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "VDD" -0.874323
cap "VDD" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" 41.3513
cap "VDD" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 12.2236
cap "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 175.725
cap "VDD" "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" 0.0571817
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 182.17
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 151.618
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 203.36
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 251.256
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 221.051
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.491135
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 1.10808
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.49978
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 134.538
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 0.53226
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 92.6324
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.805579
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 232.904
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 1.11151
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.227665
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 164.493
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 4.94779
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 96.2432
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 3.8299
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 142.121
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 6.34162
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 5.41681
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 255.927
cap "VDD" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 540.18
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 4.24352
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 2.18429
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 2.72596
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 2.8872
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "VDD" 252.207
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 4.67156
cap "VDD" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 416.09
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 162.06
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "VDD" 69.6823
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VDD" 126.476
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 116.368
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.092068
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 149.501
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 31.4359
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 11.0666
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "VDD" 30.8034
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VDD" 8.39621
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.219259
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 58.0655
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.387725
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.979853
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.176862
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 0.415925
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 300.168
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 286.5
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VSS" 110.178
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 0.467379
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 124.827
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 30.1251
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 0.0496709
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 19.8308
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "VSS" 25.738
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 0.467379
cap "VSS" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VSS" 146.045
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" 28.8569
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" 5.63052
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VDD" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 93.8012
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 233.039
cap "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "VDD" 2.14359
cap "VDD" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" 1.72427
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "VSS" 257.367
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "VDD" 4.47155
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 236.096
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" 77.0604
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
cap "VSS" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" 0.26893
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 161.616
cap "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "VSS" 0.26893
merge "PMOS_S_69344976_X12_Y2_1731860602_1/a_230_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" -3268.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12824 -906 0 0 0 0 0 0 0 0
merge "NMOS_S_80601593_X20_Y4_1731860601_0/a_200_252#" "m1_1860_5600#"
merge "m1_1860_5600#" "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#"
merge "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_200_252#" "m2_5648_4247#"
merge "DCL_NMOS_S_42410075_X20_Y4_1731860596_0/a_147_525#" "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" -15040.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -11872 -872 -1359040 -17468 -1631232 -14532 0 0 0 0
merge "NMOS_S_80601593_X20_Y4_1731860601_0/a_147_525#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/VSUBS"
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/VSUBS" "PMOS_S_69344976_X12_Y2_1731860602_1/VSUBS"
merge "PMOS_S_69344976_X12_Y2_1731860602_1/VSUBS" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#"
merge "NMOS_4T_46840295_X5_Y2_1731860599_1/a_241_2408#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#"
merge "NMOS_S_21039285_X10_Y1_1731860600_0/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#"
merge "NMOS_4T_46840295_X5_Y2_1731860599_0/a_241_2408#" "PMOS_S_69344976_X12_Y2_1731860602_0/VSUBS"
merge "PMOS_S_69344976_X12_Y2_1731860602_0/VSUBS" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/VSUBS"
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/VSUBS" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#"
merge "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_147_525#" "VSUBS"
merge "VSUBS" "VSS"
merge "NMOS_S_21039285_X10_Y1_1731860600_0/a_200_252#" "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_200_252#" -1171.66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -3584 -240 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_58948167_X10_Y1_1731860597_0/a_200_252#" "ID"
merge "ID" "li_3759_571#"
merge "NMOS_4T_46840295_X5_Y2_1731860599_1/a_147_525#" "NMOS_4T_46840295_X5_Y2_1731860599_0/a_147_525#" -1943.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -8960 -656 0 0 0 0 0 0 0 0
merge "NMOS_4T_46840295_X5_Y2_1731860599_0/a_147_525#" "m1_3236_1988#"
merge "m1_3236_1988#" "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#"
merge "NMOS_S_21039285_X10_Y1_1731860600_0/a_230_525#" "m1_4268_1400#"
merge "NMOS_4T_46840295_X5_Y2_1731860599_1/a_200_252#" "VINN" -362.897 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_69344976_X12_Y2_1731860602_0/a_230_525#" "VOUT" -1363.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5656 -426 0 0 0 0 0 0 0 0
merge "VOUT" "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#"
merge "NMOS_S_80601593_X20_Y4_1731860601_0/a_230_525#" "m2_1434_4116#"
merge "PMOS_S_69344976_X12_Y2_1731860602_1/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" -13335.4 0 0 0 0 0 -3440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11872 -872 -1236480 -15776 -1631232 -14296 0 0 0 0
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/w_0_0#" "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#"
merge "PMOS_S_69344976_X12_Y2_1731860602_0/w_0_0#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#"
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/w_0_0#" "VDD"
merge "NMOS_4T_46840295_X5_Y2_1731860599_0/a_200_252#" "VINP" -362.082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_69344976_X12_Y2_1731860602_1/a_200_252#" "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" -1718.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -832 0 0 0 0 0 0 0 0
merge "NMOS_4T_46840295_X5_Y2_1731860599_1/a_230_525#" "m1_4440_2156#"
merge "m1_4440_2156#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/a_200_252#"
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_1/a_200_252#" "m1_6160_1484#"
merge "NMOS_4T_46840295_X5_Y2_1731860599_0/a_230_525#" "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" -1668.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -592 0 0 0 0 0 0 0 0
merge "PMOS_S_69344976_X12_Y2_1731860602_0/a_200_252#" "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/a_200_252#"
merge "DCL_PMOS_S_70252776_X3_Y1_1731860598_0/a_200_252#" "m1_1258_1484#"
