/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.10.3.144 */
/* Module Version: 7.5 */
/* J:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n ram_dpt_16x2k -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00f -type bram -wp 11 -rp 1010 -data_width 16 -rdata_width 16 -num_rows 2048 -cascade -1 -memfile ../bank.mem -memformat orca -writemodeA NORMAL -writemodeB NORMAL  */
/* Mon Sep 28 11:44:29 2020 */


`timescale 1 ns / 1 ps
module ram_dpt_16x2k (DataInA, DataInB, AddressA, AddressB, ClockA, 
    ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB, QA, QB)/* synthesis NGD_DRC_MASK=1 */;
    input wire [15:0] DataInA;
    input wire [15:0] DataInB;
    input wire [10:0] AddressA;
    input wire [10:0] AddressB;
    input wire ClockA;
    input wire ClockB;
    input wire ClockEnA;
    input wire ClockEnB;
    input wire WrA;
    input wire WrB;
    input wire ResetA;
    input wire ResetB;
    output wire [15:0] QA;
    output wire [15:0] QB;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    defparam ram_dpt_16x2k_0_0_3.INIT_DATA = "STATIC" ;
    defparam ram_dpt_16x2k_0_0_3.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1F = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1E = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1D = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1C = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1B = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_1A = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_19 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_18 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_17 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_16 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_15 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_14 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_13 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_12 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_11 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_10 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0F = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0E = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0D = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0C = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0B = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_0A = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_09 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_08 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_07 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_06 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_05 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_04 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_03 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_02 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_01 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.INITVAL_00 = "0x1D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C8201D8A80C820" ;
    defparam ram_dpt_16x2k_0_0_3.CSDECODE_B = "0b000" ;
    defparam ram_dpt_16x2k_0_0_3.CSDECODE_A = "0b000" ;
    defparam ram_dpt_16x2k_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam ram_dpt_16x2k_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam ram_dpt_16x2k_0_0_3.GSR = "ENABLED" ;
    defparam ram_dpt_16x2k_0_0_3.RESETMODE = "ASYNC" ;
    defparam ram_dpt_16x2k_0_0_3.REGMODE_B = "NOREG" ;
    defparam ram_dpt_16x2k_0_0_3.REGMODE_A = "NOREG" ;
    defparam ram_dpt_16x2k_0_0_3.DATA_WIDTH_B = 4 ;
    defparam ram_dpt_16x2k_0_0_3.DATA_WIDTH_A = 4 ;
    DP8KC ram_dpt_16x2k_0_0_3 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(DataInA[3]), .DIA2(DataInA[2]), 
        .DIA1(DataInA[1]), .DIA0(DataInA[0]), .ADA12(AddressA[10]), .ADA11(AddressA[9]), 
        .ADA10(AddressA[8]), .ADA9(AddressA[7]), .ADA8(AddressA[6]), .ADA7(AddressA[5]), 
        .ADA6(AddressA[4]), .ADA5(AddressA[3]), .ADA4(AddressA[2]), .ADA3(AddressA[1]), 
        .ADA2(AddressA[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), .CEA(ClockEnA), 
        .OCEA(ClockEnA), .CLKA(ClockA), .WEA(WrA), .CSA2(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA0(scuba_vlo), .RSTA(ResetA), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(DataInB[3]), 
        .DIB2(DataInB[2]), .DIB1(DataInB[1]), .DIB0(DataInB[0]), .ADB12(AddressB[10]), 
        .ADB11(AddressB[9]), .ADB10(AddressB[8]), .ADB9(AddressB[7]), .ADB8(AddressB[6]), 
        .ADB7(AddressB[5]), .ADB6(AddressB[4]), .ADB5(AddressB[3]), .ADB4(AddressB[2]), 
        .ADB3(AddressB[1]), .ADB2(AddressB[0]), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(ClockEnB), .OCEB(ClockEnB), .CLKB(ClockB), .WEB(WrB), .CSB2(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(ResetB), .DOA8(), .DOA7(), 
        .DOA6(), .DOA5(), .DOA4(), .DOA3(QA[3]), .DOA2(QA[2]), .DOA1(QA[1]), 
        .DOA0(QA[0]), .DOB8(), .DOB7(), .DOB6(), .DOB5(), .DOB4(), .DOB3(QB[3]), 
        .DOB2(QB[2]), .DOB1(QB[1]), .DOB0(QB[0]))
             /* synthesis MEM_LPC_FILE="ram_dpt_16x2k.lpc" */
             /* synthesis MEM_INIT_FILE="bank.mem" */;

    defparam ram_dpt_16x2k_0_1_2.INIT_DATA = "STATIC" ;
    defparam ram_dpt_16x2k_0_1_2.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1F = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1E = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1D = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1C = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1B = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_1A = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_19 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_18 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_17 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_16 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_15 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_14 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_13 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_12 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_11 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_10 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0F = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0E = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0D = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0C = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0B = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_0A = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_09 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_08 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_07 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_06 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_05 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_04 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_03 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_02 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_01 = "0x1FEFF1FEFF1DCEE1DCEE1BADD1BADD198CC198CC176BB176BB154AA154AA13299132991108811088" ;
    defparam ram_dpt_16x2k_0_1_2.INITVAL_00 = "0x0EE770EE770CC660CC660AA550AA5508844088440663306633044220442202211022110000000000" ;
    defparam ram_dpt_16x2k_0_1_2.CSDECODE_B = "0b000" ;
    defparam ram_dpt_16x2k_0_1_2.CSDECODE_A = "0b000" ;
    defparam ram_dpt_16x2k_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam ram_dpt_16x2k_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam ram_dpt_16x2k_0_1_2.GSR = "ENABLED" ;
    defparam ram_dpt_16x2k_0_1_2.RESETMODE = "ASYNC" ;
    defparam ram_dpt_16x2k_0_1_2.REGMODE_B = "NOREG" ;
    defparam ram_dpt_16x2k_0_1_2.REGMODE_A = "NOREG" ;
    defparam ram_dpt_16x2k_0_1_2.DATA_WIDTH_B = 4 ;
    defparam ram_dpt_16x2k_0_1_2.DATA_WIDTH_A = 4 ;
    DP8KC ram_dpt_16x2k_0_1_2 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(DataInA[7]), .DIA2(DataInA[6]), 
        .DIA1(DataInA[5]), .DIA0(DataInA[4]), .ADA12(AddressA[10]), .ADA11(AddressA[9]), 
        .ADA10(AddressA[8]), .ADA9(AddressA[7]), .ADA8(AddressA[6]), .ADA7(AddressA[5]), 
        .ADA6(AddressA[4]), .ADA5(AddressA[3]), .ADA4(AddressA[2]), .ADA3(AddressA[1]), 
        .ADA2(AddressA[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), .CEA(ClockEnA), 
        .OCEA(ClockEnA), .CLKA(ClockA), .WEA(WrA), .CSA2(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA0(scuba_vlo), .RSTA(ResetA), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(DataInB[7]), 
        .DIB2(DataInB[6]), .DIB1(DataInB[5]), .DIB0(DataInB[4]), .ADB12(AddressB[10]), 
        .ADB11(AddressB[9]), .ADB10(AddressB[8]), .ADB9(AddressB[7]), .ADB8(AddressB[6]), 
        .ADB7(AddressB[5]), .ADB6(AddressB[4]), .ADB5(AddressB[3]), .ADB4(AddressB[2]), 
        .ADB3(AddressB[1]), .ADB2(AddressB[0]), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(ClockEnB), .OCEB(ClockEnB), .CLKB(ClockB), .WEB(WrB), .CSB2(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(ResetB), .DOA8(), .DOA7(), 
        .DOA6(), .DOA5(), .DOA4(), .DOA3(QA[7]), .DOA2(QA[6]), .DOA1(QA[5]), 
        .DOA0(QA[4]), .DOB8(), .DOB7(), .DOB6(), .DOB5(), .DOB4(), .DOB3(QB[7]), 
        .DOB2(QB[6]), .DOB1(QB[5]), .DOB0(QB[4]))
             /* synthesis MEM_LPC_FILE="ram_dpt_16x2k.lpc" */
             /* synthesis MEM_INIT_FILE="bank.mem" */;

    defparam ram_dpt_16x2k_0_2_1.INIT_DATA = "STATIC" ;
    defparam ram_dpt_16x2k_0_2_1.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1F = "0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1E = "0x1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF1FEFF" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1D = "0x1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1C = "0x1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE1DCEE" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1B = "0x1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_1A = "0x1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD1BADD" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_19 = "0x198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_18 = "0x198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC198CC" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_17 = "0x176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_16 = "0x176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB176BB" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_15 = "0x154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_14 = "0x154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA154AA" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_13 = "0x13299132991329913299132991329913299132991329913299132991329913299132991329913299" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_12 = "0x13299132991329913299132991329913299132991329913299132991329913299132991329913299" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_11 = "0x11088110881108811088110881108811088110881108811088110881108811088110881108811088" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_10 = "0x11088110881108811088110881108811088110881108811088110881108811088110881108811088" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0F = "0x0EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE77" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0E = "0x0EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE770EE77" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0D = "0x0CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC66" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0C = "0x0CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC660CC66" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0B = "0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_0A = "0x0AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA550AA55" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_09 = "0x08844088440884408844088440884408844088440884408844088440884408844088440884408844" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_08 = "0x08844088440884408844088440884408844088440884408844088440884408844088440884408844" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_07 = "0x06633066330663306633066330663306633066330663306633066330663306633066330663306633" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_06 = "0x06633066330663306633066330663306633066330663306633066330663306633066330663306633" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_05 = "0x04422044220442204422044220442204422044220442204422044220442204422044220442204422" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_04 = "0x04422044220442204422044220442204422044220442204422044220442204422044220442204422" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_03 = "0x02211022110221102211022110221102211022110221102211022110221102211022110221102211" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_02 = "0x02211022110221102211022110221102211022110221102211022110221102211022110221102211" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_2_1.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_2_1.CSDECODE_B = "0b000" ;
    defparam ram_dpt_16x2k_0_2_1.CSDECODE_A = "0b000" ;
    defparam ram_dpt_16x2k_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam ram_dpt_16x2k_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam ram_dpt_16x2k_0_2_1.GSR = "ENABLED" ;
    defparam ram_dpt_16x2k_0_2_1.RESETMODE = "ASYNC" ;
    defparam ram_dpt_16x2k_0_2_1.REGMODE_B = "NOREG" ;
    defparam ram_dpt_16x2k_0_2_1.REGMODE_A = "NOREG" ;
    defparam ram_dpt_16x2k_0_2_1.DATA_WIDTH_B = 4 ;
    defparam ram_dpt_16x2k_0_2_1.DATA_WIDTH_A = 4 ;
    DP8KC ram_dpt_16x2k_0_2_1 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(DataInA[11]), .DIA2(DataInA[10]), 
        .DIA1(DataInA[9]), .DIA0(DataInA[8]), .ADA12(AddressA[10]), .ADA11(AddressA[9]), 
        .ADA10(AddressA[8]), .ADA9(AddressA[7]), .ADA8(AddressA[6]), .ADA7(AddressA[5]), 
        .ADA6(AddressA[4]), .ADA5(AddressA[3]), .ADA4(AddressA[2]), .ADA3(AddressA[1]), 
        .ADA2(AddressA[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), .CEA(ClockEnA), 
        .OCEA(ClockEnA), .CLKA(ClockA), .WEA(WrA), .CSA2(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA0(scuba_vlo), .RSTA(ResetA), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(DataInB[11]), 
        .DIB2(DataInB[10]), .DIB1(DataInB[9]), .DIB0(DataInB[8]), .ADB12(AddressB[10]), 
        .ADB11(AddressB[9]), .ADB10(AddressB[8]), .ADB9(AddressB[7]), .ADB8(AddressB[6]), 
        .ADB7(AddressB[5]), .ADB6(AddressB[4]), .ADB5(AddressB[3]), .ADB4(AddressB[2]), 
        .ADB3(AddressB[1]), .ADB2(AddressB[0]), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(ClockEnB), .OCEB(ClockEnB), .CLKB(ClockB), .WEB(WrB), .CSB2(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(ResetB), .DOA8(), .DOA7(), 
        .DOA6(), .DOA5(), .DOA4(), .DOA3(QA[11]), .DOA2(QA[10]), .DOA1(QA[9]), 
        .DOA0(QA[8]), .DOB8(), .DOB7(), .DOB6(), .DOB5(), .DOB4(), .DOB3(QB[11]), 
        .DOB2(QB[10]), .DOB1(QB[9]), .DOB0(QB[8]))
             /* synthesis MEM_LPC_FILE="ram_dpt_16x2k.lpc" */
             /* synthesis MEM_INIT_FILE="bank.mem" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam ram_dpt_16x2k_0_3_0.INIT_DATA = "STATIC" ;
    defparam ram_dpt_16x2k_0_3_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam ram_dpt_16x2k_0_3_0.CSDECODE_B = "0b000" ;
    defparam ram_dpt_16x2k_0_3_0.CSDECODE_A = "0b000" ;
    defparam ram_dpt_16x2k_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam ram_dpt_16x2k_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam ram_dpt_16x2k_0_3_0.GSR = "ENABLED" ;
    defparam ram_dpt_16x2k_0_3_0.RESETMODE = "ASYNC" ;
    defparam ram_dpt_16x2k_0_3_0.REGMODE_B = "NOREG" ;
    defparam ram_dpt_16x2k_0_3_0.REGMODE_A = "NOREG" ;
    defparam ram_dpt_16x2k_0_3_0.DATA_WIDTH_B = 4 ;
    defparam ram_dpt_16x2k_0_3_0.DATA_WIDTH_A = 4 ;
    DP8KC ram_dpt_16x2k_0_3_0 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(DataInA[15]), .DIA2(DataInA[14]), 
        .DIA1(DataInA[13]), .DIA0(DataInA[12]), .ADA12(AddressA[10]), .ADA11(AddressA[9]), 
        .ADA10(AddressA[8]), .ADA9(AddressA[7]), .ADA8(AddressA[6]), .ADA7(AddressA[5]), 
        .ADA6(AddressA[4]), .ADA5(AddressA[3]), .ADA4(AddressA[2]), .ADA3(AddressA[1]), 
        .ADA2(AddressA[0]), .ADA1(scuba_vlo), .ADA0(scuba_vlo), .CEA(ClockEnA), 
        .OCEA(ClockEnA), .CLKA(ClockA), .WEA(WrA), .CSA2(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA0(scuba_vlo), .RSTA(ResetA), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(DataInB[15]), 
        .DIB2(DataInB[14]), .DIB1(DataInB[13]), .DIB0(DataInB[12]), .ADB12(AddressB[10]), 
        .ADB11(AddressB[9]), .ADB10(AddressB[8]), .ADB9(AddressB[7]), .ADB8(AddressB[6]), 
        .ADB7(AddressB[5]), .ADB6(AddressB[4]), .ADB5(AddressB[3]), .ADB4(AddressB[2]), 
        .ADB3(AddressB[1]), .ADB2(AddressB[0]), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(ClockEnB), .OCEB(ClockEnB), .CLKB(ClockB), .WEB(WrB), .CSB2(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(ResetB), .DOA8(), .DOA7(), 
        .DOA6(), .DOA5(), .DOA4(), .DOA3(QA[15]), .DOA2(QA[14]), .DOA1(QA[13]), 
        .DOA0(QA[12]), .DOB8(), .DOB7(), .DOB6(), .DOB5(), .DOB4(), .DOB3(QB[15]), 
        .DOB2(QB[14]), .DOB1(QB[13]), .DOB0(QB[12]))
             /* synthesis MEM_LPC_FILE="ram_dpt_16x2k.lpc" */
             /* synthesis MEM_INIT_FILE="bank.mem" */;



    // exemplar begin
    // exemplar attribute ram_dpt_16x2k_0_0_3 MEM_LPC_FILE ram_dpt_16x2k.lpc
    // exemplar attribute ram_dpt_16x2k_0_0_3 MEM_INIT_FILE bank.mem
    // exemplar attribute ram_dpt_16x2k_0_1_2 MEM_LPC_FILE ram_dpt_16x2k.lpc
    // exemplar attribute ram_dpt_16x2k_0_1_2 MEM_INIT_FILE bank.mem
    // exemplar attribute ram_dpt_16x2k_0_2_1 MEM_LPC_FILE ram_dpt_16x2k.lpc
    // exemplar attribute ram_dpt_16x2k_0_2_1 MEM_INIT_FILE bank.mem
    // exemplar attribute ram_dpt_16x2k_0_3_0 MEM_LPC_FILE ram_dpt_16x2k.lpc
    // exemplar attribute ram_dpt_16x2k_0_3_0 MEM_INIT_FILE bank.mem
    // exemplar end

endmodule
