Autocomplete enabled for the xrt-smi command
Autocomplete enabled for the xbmgmt command
XILINX_XRT        : /opt/xilinx/xrt
PATH              : /opt/xilinx/xrt/bin:/opt/xilinx/2025.1/Model_Composer/bin:/opt/xilinx/2025.1/Vitis/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/lin/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2025.1/Vitis/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/aietools/bin:/opt/xilinx/2025.1/Vitis/gnu/riscv/lin/riscv64-unknown-elf/bin:/opt/xilinx/2025.1/Vitis/functional_suite/hil:/opt/xilinx/2025.1/Vivado/bin:/opt/xilinx/DocNav:/vol/opt/Xilinx/xrt/bin:/home/miahafiz/.nix-profile/bin:/nix/var/nix/profiles/default/bin:/usr/bin:/opt/xilinx/xrt/bin:/opt/xilinx/2025.1/Model_Composer/bin:/opt/xilinx/2025.1/Vitis/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/lin/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2025.1/Vitis/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/aietools/bin:/opt/xilinx/2025.1/Vitis/gnu/riscv/lin/riscv64-unknown-elf/bin:/opt/xilinx/2025.1/Vitis/functional_suite/hil:/opt/xilinx/2025.1/Vivado/bin:/opt/xilinx/DocNav:/vol/opt/Xilinx/xrt/bin:/opt/xilinx/2025.1/Model_Composer/bin:/opt/xilinx/2025.1/Vitis/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/lin/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2025.1/Vitis/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/aietools/bin:/opt/xilinx/2025.1/Vitis/gnu/riscv/lin/riscv64-unknown-elf/bin:/opt/xilinx/2025.1/Vitis/functional_suite/hil:/opt/xilinx/2025.1/Vivado/bin:/opt/xilinx/DocNav:/usr/bin:/opt/xilinx/xrt/bin:/opt/xilinx/2025.1/Model_Composer/bin:/opt/xilinx/2025.1/Vitis/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/lin/bin:/opt/xilinx/2025.1/Vitis/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2025.1/Vitis/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2025.1/Vitis/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2025.1/Vitis/aietools/bin:/opt/xilinx/2025.1/Vitis/gnu/riscv/lin/riscv64-unknown-elf/bin:/opt/xilinx/2025.1/Vitis/functional_suite/hil:/opt/xilinx/2025.1/Vivado/bin:/opt/xilinx/DocNav:/vol/opt/Xilinx/xrt/bin:/home/miahafiz/.local/bin:/usr/bin:/opt/miniconda3/bin:/opt/miniconda3/condabin:/usr/bin:/home/miahafiz/.nix-profile/bin:/nix/var/nix/profiles/default/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/altera_pro/25.1/quartus/bin:/vol/opt/intelFPGA_pro/21.2/hld/linux64/bin:/vol/opt/intelFPGA_pro/21.2/hld/bin:/vol/opt/intelFPGA_pro/21.2/hld/host/linux64/bin:/vol/opt/intelFPGA_pro/21.2/qsys/bin:/usr/sbin:/sbin:/opt/altera_pro/25.1/quartus/bin:/vol/opt/intelFPGA_pro/21.2/hld/linux64/bin:/vol/opt/intelFPGA_pro/21.2/hld/bin:/vol/opt/intelFPGA_pro/21.2/hld/host/linux64/bin:/vol/opt/intelFPGA_pro/21.2/qsys/bin:/usr/sbin:/sbin:/opt/altera_pro/25.1/quartus/bin:/vol/opt/intelFPGA_pro/21.2/hld/linux64/bin:/vol/opt/intelFPGA_pro/21.2/hld/bin:/vol/opt/intelFPGA_pro/21.2/hld/host/linux64/bin:/vol/opt/intelFPGA_pro/21.2/qsys/bin:/usr/sbin:/sbin:/opt/altera_pro/25.1/quartus//bin:/vol/opt/intelFPGA_pro/21.2/hld//linux64/bin:/vol/opt/intelFPGA_pro/21.2/hld//bin:/vol/opt/intelFPGA_pro/21.2/hld//host/linux64/bin:/vol/opt/intelFPGA_pro/21.2/qsys/bin
LD_LIBRARY_PATH   : /opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/vol/opt/Xilinx/xrt/lib:/vol/opt/intelFPGA_pro/21.2/hld//board/de10_agilex/linux64/lib:/vol/opt/intelFPGA_pro/21.2/hld//host/linux64/lib:/vol/opt/intelFPGA_pro/21.2/hld//board/de10_agilex/tests/extlibs/lib
PYTHONPATH        : /opt/xilinx/xrt/python:/opt/xilinx/2025.1/Vitis/functional_suite/vfs/python:/opt/xilinx/2025.1/Vitis/functional_suite/varray/python:/opt/xilinx/2025.1/Vitis/functional_suite/lib/python:/usr/lib/python3.10/site-packages:/opt/xilinx/xrt/python:/opt/xilinx/2025.1/Vitis/functional_suite/vfs/python:/opt/xilinx/2025.1/Vitis/functional_suite/varray/python:/opt/xilinx/2025.1/Vitis/functional_suite/lib/python:/opt/xilinx/2025.1/Vitis/functional_suite/vfs/python:/opt/xilinx/2025.1/Vitis/functional_suite/varray/python:/opt/xilinx/2025.1/Vitis/functional_suite/lib/python:/usr/lib/python3.10/site-packages:/opt/xilinx/xrt/python:/opt/xilinx/2025.1/Vitis/functional_suite/vfs/python:/opt/xilinx/2025.1/Vitis/functional_suite/varray/python:/opt/xilinx/2025.1/Vitis/functional_suite/lib/python:/usr/lib/python3.10/site-packages:/usr/lib/python3.10/site-packages
c [?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ ls
[?2004lcompileScreen.txt  [0m[01;34mhls_tb[0m                [01;32mMakefile[0m       [01;34mrtl[0m                        vivado_2734058.backup.log  [01;34mxdc[0m
[01;34mhls[0m                [01;34mhost[0m                  NeuroRing.cfg  [01;34mtcl[0m                        vivado.jou
[01;34mhls_syn[0m            [01;32mkrnl_aurora_test.cfg[0m  README.md      vivado_2734058.backup.jou  vivado.log
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'Makefile' has modification time 12 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 17:34:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 17:34:27 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 17:34:27 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_77_1'
INFO: [v++ 204-61] Pipelining loop 'synapse_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 35, loop 'synapse_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_154_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_154_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_165_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_165_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_188_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_188_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'VITIS_LOOP_212_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_287_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_287_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/system_estimate_krnl_neuroring.xtxt
INFO: [v++ 60-586] Created krnl_neuroring.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 39s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 17:36:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 17:36:10 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 17:36:10 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:36:21] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:36:30] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:36:31] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24597 ; free virtual = 247242
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:36:31] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:1:NeuroRing_0 -sc NeuroRing_0.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 1  {NeuroRing_0}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_route_in => NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2202] --connectivity.sc directive applied where both source and destination are the same isntance: NeuroRing_0.syn_route_in:NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [17:36:35] cfgen failed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24607 ; free virtual = 247253
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:1:NeuroRing_0 -sc NeuroRing_0.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [17:36:35] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 518.656 ; gain = 0.000 ; free physical = 24716 ; free virtual = 247362
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ [K(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 82 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 20:55:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 20:55:14 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 20:55:14 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:55:25] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:55:34] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:55:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.96 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 23401 ; free virtual = 246054
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:55:35] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_route_in => NeuroRing_1.syn_forward_rt
INFO: [CFGEN 83-0]   NeuroRing_1.syn_route_in => NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [20:55:40] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 23394 ; free virtual = 246048
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [20:55:40] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 23505 ; free virtual = 246159
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 78 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 21:20:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 21:20:38 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 21:20:38 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-3016] bit-field 'Weight' has non-integral type 'synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') (/home/miahafiz/NeuroRing/hls/NeuroRing.h:23:24)
ERROR: [v++ 207-3016] bit-field 'Delay' has non-integral type 'synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') (/home/miahafiz/NeuroRing/hls/NeuroRing.h:24:24)
ERROR: [v++ 207-3016] bit-field 'DstID' has non-integral type 'synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') (/home/miahafiz/NeuroRing/hls/NeuroRing.h:25:24)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:103:25)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:109:31)
ERROR: [v++ 207-2972] no member named 'Weight' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:109:59)
ERROR: [v++ 207-3717] invalid operands to binary expression ('synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') and 'int') (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:156:26)
ERROR: [v++ 207-3717] invalid operands to binary expression ('synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') and 'int') (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:156:54)
ERROR: [v++ 207-3717] invalid operands to binary expression ('synapse_word_t' (aka 'hls::axis<ap_uint<64>, 0, 0, 0, '8', false>') and 'int') (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:157:41)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:173:29)
ERROR: [v++ 207-2972] no member named 'Delay' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:174:29)
ERROR: [v++ 207-2972] no member named 'Weight' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:175:29)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:184:14)
ERROR: [v++ 207-2972] no member named 'Delay' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:185:14)
ERROR: [v++ 207-2972] no member named 'Weight' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:186:14)
ERROR: [v++ 207-2972] no member named 'Delay' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:222:29)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:230:60)
ERROR: [v++ 207-2972] no member named 'Delay' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:245:29)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:254:47)
ERROR: [v++ 207-59] too many errors emitted, stopping now
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbinls[Kpython3 run_microcircuit.py ls[Kcd NEST/MicroCircuit/onda activate nest_env[6Pinfo --envspython3 brunel_alpha_nest.py [14Pcd NEST/Brunel/python3 brunel_alpha_nest.py_simple.py[20Pcd NEST/Brunel/python3 brunel_alpha_nest_simple.py[7Prun_microcircuit.py [12Pcd MicroCircuit/..[Konda activate nest_envd ~/NEST/Brunel && python3 brunel_alpha_nest.py[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[22Psudo pip uninstall h5py -yadd-apt-repository ppa:nest-simulator/nest[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Ccd /home/miahafiz/NEST/MicroCircuit && python run_microcircuit.py[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C. "\home\miahafiz\.cursor-server\cli\servers\Stable-a8e95743c5268be73767c46944a71f4465d05c90\server\out\vs\workbench\contrib\terminal\common\scripts\shellIntegration-bash.sh"M[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Ccd NEST/MicroCircuit && python -c "import nest; print('NEST version:', nest.version())"[KM[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C. "\home\miahafiz\.cursor-server\cli\servers\Stable-a8e95743c5268be73767c46944a71f4465d05c90\server\out\vs\workbench\contrib\terminal\common\scripts\shellIntegration-bash.sh"M[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Cpip uninstall h5py -y[K
[KM[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C. "\home\miahafiz\.cursor-server\cli\servers\Stable-a8e95743c5268be73767c46944a71f4465d05c90\server\out\vs\workbench\contrib\terminal\common\scripts\shellIntegration-bash.sh"M[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Ccd NEST/MicroCircuit && python -c "import nest; print('NEST version:', nest.version())"[KM[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C. "\home\miahafiz\.cursor-server\cli\servers\Stable-a8e95743c5268be73767c46944a71f4465d05c90\server\out\vs\workbench\contrib\terminal\common\scripts\shellIntegration-bash.sh"M[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[6Pcd /home/miahafiz/NEST/MicroCircuit && python run_microcircuit.py
[KM[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[18Psudo add-apt-repository ppa:nest-simulator/nest[21Ppip uninstall h5py -ycd ~/NEST/Brunel && python3 brunel_alpha_nest.py[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[25Ponda activate nest_envd ..[KMicroCircuit/python3 run_microcircuit.py brunel_alpha_nest_simple.py[20Pcd NEST/Brunel/python3 brunel_alpha_nest_simple.py.py[K[13Pcd NEST/Brunel/python3 brunel_alpha_nest.py [12Pconda info --envsactivate nest_env[2Pd NEST/MicroCircuit/ls[Kpython3 run_microcircuit.py ls[Kmake neuroring_xclbin[Kmake neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 70 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 21:56:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 21:56:26 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 21:56:26 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-3450] reference to type 'const hls::stream<hls::axis<ap_uint<64>, 0, 0, 0, '8', false>, 0>::__STREAM_T__' (aka 'const axis<ap_uint<64>, 0UL, 0UL, 0UL, '8', false>') could not bind to an lvalue of type 'synapse_word_t' (aka 'unsigned long') (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:224:43)
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:335:17)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 86 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 21:57:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 21:57:43 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 21:57:43 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:337:17)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lv++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 21:59:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 21:59:17 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 21:59:17 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_80_1'
INFO: [v++ 204-61] Pipelining loop 'synapse_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 35, loop 'synapse_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_117_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_157_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_157_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_168_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_168_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_292_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/system_estimate_krnl_neuroring.xtxt
WARNING: [v++ 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.
INFO: [v++ 60-586] Created krnl_neuroring.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 9s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:01:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:01:30 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:01:30 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:01:40] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:01:49] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:01:50] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24272 ; free virtual = 246934
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:01:50] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_route_in => NeuroRing_1.syn_forward_rt
INFO: [CFGEN 83-0]   NeuroRing_1.syn_route_in => NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [22:01:55] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24412 ; free virtual = 247074
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [22:01:55] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 518.664 ; gain = 0.000 ; free physical = 24526 ; free virtual = 247188
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 74 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:06:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Tue Jul 15 22:06:04 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Tue Jul 15 22:06:04 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_80_1'
INFO: [v++ 204-61] Pipelining loop 'synapse_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 35, loop 'synapse_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_117_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_157_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_157_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_168_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_168_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_292_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_292_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/system_estimate_krnl_neuroring.xtxt
WARNING: [v++ 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.
INFO: [v++ 60-586] Created krnl_neuroring.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 5s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:08:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:08:13 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:08:13 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:08:24] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:08:33] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:08:34] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.89 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24419 ; free virtual = 247081
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:08:34] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_route_in => NeuroRing_1.syn_forward_rt
INFO: [CFGEN 83-0]   NeuroRing_1.syn_route_in => NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [22:08:39] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24416 ; free virtual = 247078
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [22:08:39] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 518.664 ; gain = 0.000 ; free physical = 24525 ; free virtual = 247187
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 83 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:19:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:19:11 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:19:11 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:19:22] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:19:30] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:19:31] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24365 ; free virtual = 247030
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:19:31] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:[1000] -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:[1000] -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [CFGEN 83-2203] "[1000]" is not a well formed fifo size.  Please use a power-of-2 integer, 16-16384
ERROR: [SYSTEM_LINK 82-36] [22:19:37] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24362 ; free virtual = 247026
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:[1000] -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:[1000] -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [22:19:37] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24473 ; free virtual = 247138
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 87 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:20:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:20:10 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:20:10 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:20:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:20:28] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:20:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24365 ; free virtual = 247028
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:20:30] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:[1024] -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:[1024] -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [CFGEN 83-2203] "[1024]" is not a well formed fifo size.  Please use a power-of-2 integer, 16-16384
ERROR: [SYSTEM_LINK 82-36] [22:20:34] cfgen failed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24370 ; free virtual = 247032
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:[1024] -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:[1024] -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [22:20:34] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24479 ; free virtual = 247141
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 87 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:21:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:21:22 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:21:22 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:21:32] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:21:40] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:21:41] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.99 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24357 ; free virtual = 247020
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:21:41] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:1024 -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:1024 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_route_in => NeuroRing_1.syn_forward_rt
INFO: [CFGEN 83-0]   NeuroRing_1.syn_route_in => NeuroRing_0.syn_forward_rt
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_1.syn_route_in which is of the incorrect interface type, expecting axis master
ERROR: [CFGEN 83-2285] --connectivity.sc directive applied on NeuroRing_0.syn_forward_rt which is of the incorrect interface type, expecting axis slave
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [22:21:46] cfgen failed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24358 ; free virtual = 247020
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_route_in:NeuroRing_1.syn_forward_rt:1024 -sc NeuroRing_1.syn_route_in:NeuroRing_0.syn_forward_rt:1024 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [22:21:46] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24469 ; free virtual = 247132
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_neuroring_hw.xclbin] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ ^C[?2004l[?2004h[?2004l
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 87 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:27:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Tue Jul 15 22:27:56 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Tue Jul 15 22:27:56 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:28:05] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:28:14] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:28:15] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.98 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24397 ; free virtual = 247060
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:28:15] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 -sc NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_forward_rt => NeuroRing_1.syn_route_in
INFO: [CFGEN 83-0]   NeuroRing_1.syn_forward_rt => NeuroRing_0.syn_route_in
INFO: [SYSTEM_LINK 82-37] [22:28:24] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24392 ; free virtual = 247055
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:28:24] cf2bd started: /opt/xilinx/2025.1/Vitis/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link --output_dir /home/miahafiz/NeuroRing/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd
                                                                                                              
rlwrap: warning: your $TERM is 'screen' but rlwrap couldn't find it in the terminfo database. Expect some problems.: Inappropriate ioctl for device
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:28:30] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 24383 ; free virtual = 247048
INFO: [v++ 60-1441] [22:28:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24493 ; free virtual = 247157
INFO: [v++ 60-1443] [22:28:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -rtd /home/miahafiz/NeuroRing/_x/link/int/cf2sw.rtd -nofilter /home/miahafiz/NeuroRing/_x/link/int/cf2sw_full.rtd -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -o /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [22:28:39] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24496 ; free virtual = 247161
INFO: [v++ 60-1443] [22:28:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [22:28:39] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 24483 ; free virtual = 247148
INFO: [v++ 60-1443] [22:28:39] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/miahafiz/NeuroRing/.ipcache --output_dir /home/miahafiz/NeuroRing/_x/link/int --log_dir /home/miahafiz/NeuroRing/_x/logs/link --report_dir /home/miahafiz/NeuroRing/_x/reports/link --config /home/miahafiz/NeuroRing/_x/link/int/vplConfig.ini -k /home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/miahafiz/NeuroRing/_x/link --no-info --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 --messageDb /home/miahafiz/NeuroRing/_x/link/run_link/vpl.pb /home/miahafiz/NeuroRing/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link

****** vpl v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Tue Jul 15 22:28:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2025.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform
[22:29:02] Run vpl: Step create_project: Started
Creating Vivado project.
[22:29:05] Run vpl: Step create_project: Completed
[22:29:05] Run vpl: Step create_bd: Started
[22:29:47] Run vpl: Step create_bd: Completed
[22:29:47] Run vpl: Step update_bd: Started
[22:29:49] Run vpl: Step update_bd: Completed
[22:29:49] Run vpl: Step generate_target: Started
[22:31:05] Run vpl: Step generate_target: RUNNING...
[22:31:21] Run vpl: Step generate_target: Completed
[22:31:21] Run vpl: Step config_hw_runs: Started
[22:32:38] Run vpl: Step config_hw_runs: RUNNING...
[22:33:54] Run vpl: Step config_hw_runs: RUNNING...
[22:35:10] Run vpl: Step config_hw_runs: RUNNING...
[22:36:27] Run vpl: Step config_hw_runs: RUNNING...
[22:36:53] Run vpl: Step config_hw_runs: Completed
[22:36:53] Run vpl: Step synth: Started
[22:37:55] Block-level synthesis in progress, 0 of 148 jobs complete, 8 jobs running.
[22:38:26] Block-level synthesis in progress, 0 of 148 jobs complete, 8 jobs running.
[22:38:57] Block-level synthesis in progress, 0 of 148 jobs complete, 8 jobs running.
[22:39:28] Block-level synthesis in progress, 7 of 148 jobs complete, 4 jobs running.
[22:39:58] Block-level synthesis in progress, 11 of 148 jobs complete, 4 jobs running.
[22:40:29] Block-level synthesis in progress, 12 of 148 jobs complete, 7 jobs running.
[22:41:00] Block-level synthesis in progress, 15 of 148 jobs complete, 6 jobs running.
[22:41:30] Block-level synthesis in progress, 18 of 148 jobs complete, 5 jobs running.
[22:42:01] Block-level synthesis in progress, 21 of 148 jobs complete, 5 jobs running.
[22:42:32] Block-level synthesis in progress, 23 of 148 jobs complete, 6 jobs running.
[22:43:02] Block-level synthesis in progress, 26 of 148 jobs complete, 5 jobs running.
[22:43:33] Block-level synthesis in progress, 29 of 148 jobs complete, 6 jobs running.
[22:44:04] Block-level synthesis in progress, 35 of 148 jobs complete, 4 jobs running.
[22:44:34] Block-level synthesis in progress, 37 of 148 jobs complete, 6 jobs running.
[22:45:05] Block-level synthesis in progress, 42 of 148 jobs complete, 3 jobs running.
[22:45:36] Block-level synthesis in progress, 47 of 148 jobs complete, 3 jobs running.
[22:46:06] Block-level synthesis in progress, 51 of 148 jobs complete, 6 jobs running.
[22:46:37] Block-level synthesis in progress, 56 of 148 jobs complete, 4 jobs running.
[22:47:08] Block-level synthesis in progress, 59 of 148 jobs complete, 6 jobs running.
[22:47:39] Block-level synthesis in progress, 62 of 148 jobs complete, 5 jobs running.
[22:48:10] Block-level synthesis in progress, 65 of 148 jobs complete, 6 jobs running.
[22:48:41] Block-level synthesis in progress, 69 of 148 jobs complete, 5 jobs running.
[22:49:12] Block-level synthesis in progress, 71 of 148 jobs complete, 6 jobs running.
[22:49:43] Block-level synthesis in progress, 74 of 148 jobs complete, 5 jobs running.
[22:50:14] Block-level synthesis in progress, 76 of 148 jobs complete, 6 jobs running.
[22:50:45] Block-level synthesis in progress, 79 of 148 jobs complete, 5 jobs running.
[22:51:16] Block-level synthesis in progress, 81 of 148 jobs complete, 6 jobs running.
[22:51:47] Block-level synthesis in progress, 84 of 148 jobs complete, 5 jobs running.
[22:52:19] Block-level synthesis in progress, 87 of 148 jobs complete, 5 jobs running.
[22:52:50] Block-level synthesis in progress, 92 of 148 jobs complete, 3 jobs running.
[22:53:20] Block-level synthesis in progress, 97 of 148 jobs complete, 5 jobs running.
[22:53:51] Block-level synthesis in progress, 104 of 148 jobs complete, 3 jobs running.
[22:54:22] Block-level synthesis in progress, 110 of 148 jobs complete, 3 jobs running.
[22:54:54] Block-level synthesis in progress, 116 of 148 jobs complete, 3 jobs running.
[22:55:25] Block-level synthesis in progress, 117 of 148 jobs complete, 7 jobs running.
[22:55:56] Block-level synthesis in progress, 118 of 148 jobs complete, 7 jobs running.
[22:56:27] Block-level synthesis in progress, 123 of 148 jobs complete, 4 jobs running.
[22:56:58] Block-level synthesis in progress, 129 of 148 jobs complete, 3 jobs running.
[22:57:30] Block-level synthesis in progress, 129 of 148 jobs complete, 8 jobs running.
[22:58:01] Block-level synthesis in progress, 132 of 148 jobs complete, 5 jobs running.
[22:58:32] Block-level synthesis in progress, 135 of 148 jobs complete, 6 jobs running.
[22:59:03] Block-level synthesis in progress, 137 of 148 jobs complete, 6 jobs running.
[22:59:35] Block-level synthesis in progress, 141 of 148 jobs complete, 4 jobs running.
[23:00:06] Block-level synthesis in progress, 145 of 148 jobs complete, 3 jobs running.
[23:00:37] Top-level synthesis in progress.
[23:01:08] Top-level synthesis in progress.
[23:01:39] Top-level synthesis in progress.
[23:02:11] Top-level synthesis in progress.
[23:02:48] Run vpl: Step synth: Completed
[23:02:48] Run vpl: Step impl: Started
[23:10:39] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 41m 57s 

[23:10:39] Starting logic optimization..
[23:11:10] Phase 1 Initialization
[23:11:10] Phase 1.1 Core Generation And Design Setup
[23:11:10] Phase 1.2 Setup Constraints And Sort Netlist
[23:11:10] Phase 2 Timer Update And Timing Data Collection
[23:11:10] Phase 2.1 Timer Update
[23:11:42] Phase 2.2 Timing Data Collection
[23:11:42] Phase 3 Retarget
[23:11:42] Phase 4 Constant propagation
[23:11:42] Phase 5 Sweep
[23:12:13] Phase 6 BUFG optimization
[23:12:13] Phase 7 Shift Register Optimization
[23:12:13] Phase 8 Post Processing Netlist
[23:12:13] Phase 9 Finalization
[23:12:13] Phase 9.1 Finalizing Design Cores and Updating Shapes
[23:12:13] Phase 9.2 Verifying Netlist Connectivity
[23:12:44] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 05s 

[23:12:44] Starting logic placement..
[23:13:16] Phase 1 Placer Initialization
[23:13:16] Phase 1.1 Placer Initialization Netlist Sorting
[23:16:54] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:17:26] Phase 1.3 Build Placer Netlist Model
[23:18:28] Phase 1.4 Constrain Clocks/Macros
[23:18:59] Phase 2 Global Placement
[23:18:59] Phase 2.1 Floorplanning
[23:19:31] Phase 2.1.1 Partition Driven Placement
[23:19:31] Phase 2.1.1.1 PBP: Partition Driven Placement
[23:21:36] Phase 2.1.1.2 PBP: Clock Region Placement
[23:22:08] Phase 2.1.1.3 PBP: Compute Congestion
[23:22:08] Phase 2.1.1.4 PBP: UpdateTiming
[23:22:39] Phase 2.1.1.5 PBP: Add part constraints
[23:22:39] Phase 2.2 Physical Synthesis After Floorplan
[23:23:10] Phase 2.3 Update Timing before SLR Path Opt
[23:23:10] Phase 2.4 Post-Processing in Floorplanning
[23:23:10] Phase 2.5 Global Place Phase1
[23:38:24] Phase 2.6 Global Place Phase2
[23:38:24] Phase 2.6.1 UpdateTiming Before Physical Synthesis
[23:38:55] Phase 2.6.2 Physical Synthesis In Placer
[23:41:01] Phase 3 Detail Placement
[23:41:01] Phase 3.1 Commit Multi Column Macros
[23:41:32] Phase 3.2 Commit Most Macros & LUTRAMs
[23:42:35] Phase 3.3 Small Shape DP
[23:42:35] Phase 3.3.1 Small Shape Clustering
[23:42:35] Phase 3.3.2 Slice Area Swap
[23:43:06] Phase 3.3.2.1 Slice Area Swap Initial
[23:43:38] Phase 3.4 Place Remaining
[23:44:09] Phase 3.5 Re-assign LUT pins
[23:44:09] Phase 3.6 Pipeline Register Optimization
[23:44:41] Phase 3.7 Fast Optimization
[23:45:12] Phase 4 Post Placement Optimization and Clean-Up
[23:45:12] Phase 4.1 Post Commit Optimization
[23:46:15] Phase 4.1.1 Post Placement Optimization
[23:46:15] Phase 4.1.1.1 BUFG Insertion
[23:46:15] Phase 1 Physical Synthesis Initialization
[23:46:47] Phase 4.1.1.2 BUFG Replication
[23:46:47] Phase 4.1.1.3 Post Placement Timing Optimization
[23:47:49] Phase 4.1.1.4 Replication
[23:48:52] Phase 4.2 Post Placement Cleanup
[23:48:52] Phase 4.3 Placer Reporting
[23:48:52] Phase 4.3.1 Print Estimated Congestion
[23:48:52] Phase 4.4 Final Placement Cleanup
[23:50:57] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 38m 12s 

[23:50:57] Starting logic routing..
[23:50:57] Phase 1 Build RT Design
[23:52:00] Phase 2 Router Initialization
[23:52:00] Phase 2.1 Fix Topology Constraints
[23:52:00] Phase 2.2 Pre Route Cleanup
[23:52:00] Phase 2.3 Global Clock Net Routing
[23:53:03] Phase 2.4 Update Timing
[23:54:05] Phase 2.5 Update Timing for Bus Skew
[23:54:05] Phase 2.5.1 Update Timing
[23:54:05] Phase 2.6 Soft Constraint Pins - Fast Budgeting
[23:54:36] Phase 3 Global Routing
[23:54:36] Phase 4 Initial Routing
[23:54:36] Phase 4.1 Initial Net Routing Pass
[23:55:08] Phase 5 Rip-up And Reroute
[23:55:08] Phase 5.1 Global Iteration 0
[23:58:16] Phase 5.2 Global Iteration 1
[23:59:19] Phase 5.3 Global Iteration 2
[23:59:50] Phase 6 Delay and Skew Optimization
[23:59:50] Phase 6.1 Delay CleanUp
[00:00:21] Phase 6.2 Clock Skew Optimization
[00:00:21] Phase 7 Post Hold Fix
[00:00:21] Phase 7.1 Hold Fix Iter
[00:00:21] Phase 7.2 Non Free Resource Hold Fix Iter
[00:00:21] Phase 8 Leaf Clock Prog Delay Opt
[00:00:53] Phase 8.1 Optimize Skews
[00:00:53] Phase 8.1.1 Leaf ClockOpt Init
[00:01:24] Phase 8.2 Post SkewOpt Delay Cleanup
[00:01:24] Phase 8.2.1 Delay CleanUp
[00:01:55] Phase 8.3 Post SkewOpt Hold Fix
[00:01:55] Phase 8.3.1 Hold Fix Iter
[00:02:27] Phase 9 Route finalize
[00:02:27] Phase 10 Verifying routed nets
[00:02:58] Phase 11 Depositing Routes
[00:02:58] Phase 12 Resolve XTalk
[00:02:58] Phase 13 Post Process Routing
[00:02:58] Phase 14 Post Router Timing
[00:03:30] Phase 15 Post-Route Event Processing
[00:04:01] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 13m 03s 

[00:04:01] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[00:34:29] Creating bitmap...
[00:37:06] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[00:37:06] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 04s 
Check VPL, containing 12 checks, has run: 0 errors, 1 warning violation, 1 advisory violation
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 200 MHz. The frequency has been automatically changed to 114.8 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 472.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[00:37:26] Run vpl: Step impl: Completed
[00:37:27] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [00:37:35] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:40 ; elapsed = 02:08:56 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30685 ; free virtual = 244764
INFO: [v++ 60-1443] [00:37:35] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 114
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/miahafiz/NeuroRing/_x/link/int/address_map.xml -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -rtd /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd -o /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [00:37:43] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30677 ; free virtual = 244757
INFO: [v++ 60-1443] [00:37:43] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/miahafiz/NeuroRing/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd --append-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml --add-section SYSTEM_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 50447502 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4336 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 13031 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 40067 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (50536383 bytes) to the output file: /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:37:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:01 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30618 ; free virtual = 244748
INFO: [v++ 60-1443] [00:37:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.info --input /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [00:37:46] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:01 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30622 ; free virtual = 244752
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/link/system_estimate_krnl_neuroring_hw.xtxt
INFO: [v++ 60-586] Created /home/miahafiz/NeuroRing/krnl_neuroring_hw.ltx
INFO: [v++ 60-586] Created krnl_neuroring_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html
	Timing Report: /home/miahafiz/NeuroRing/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/miahafiz/NeuroRing/_x/logs/link/vivado.log
	Steps Log File: /home/miahafiz/NeuroRing/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 9m 53s
INFO: [v++ 60-1653] Closing dispatch client.
make: warning:  Clock skew detected.  Your build may be incomplete.
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 84 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Wed Jul 16 06:36:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Wed Jul 16 06:37:01 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Wed Jul 16 06:37:01 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [06:37:11] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [06:37:20] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [06:37:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34138 ; free virtual = 247263
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [06:37:21] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 -sc NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 -slr NeuroRing_0:SLR0 -slr NeuroRing_1:SLR0 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[5] -sp NeuroRing_1.SpikeRecorder:HBM[6] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[6]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_forward_rt => NeuroRing_1.syn_route_in
INFO: [CFGEN 83-0]   NeuroRing_1.syn_forward_rt => NeuroRing_0.syn_route_in
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: NeuroRing_0, SLR: SLR0
INFO: [CFGEN 83-0]   instance: NeuroRing_1, SLR: SLR0
INFO: [SYSTEM_LINK 82-37] [06:37:29] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34135 ; free virtual = 247261
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [06:37:29] cf2bd started: /opt/xilinx/2025.1/Vitis/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link --output_dir /home/miahafiz/NeuroRing/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd
                                                                                                              rlwrap: warning: your $TERM is 'screen' but rlwrap couldn't find it in the terminfo database. Expect some problems.: Inappropriate ioctl for device

INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [06:37:36] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34128 ; free virtual = 247255
INFO: [v++ 60-1441] [06:37:36] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34237 ; free virtual = 247364
INFO: [v++ 60-1443] [06:37:36] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -rtd /home/miahafiz/NeuroRing/_x/link/int/cf2sw.rtd -nofilter /home/miahafiz/NeuroRing/_x/link/int/cf2sw_full.rtd -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -o /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [06:37:44] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34236 ; free virtual = 247364
INFO: [v++ 60-1443] [06:37:44] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [06:37:45] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.45 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34219 ; free virtual = 247347
INFO: [v++ 60-1443] [06:37:45] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/miahafiz/NeuroRing/.ipcache --output_dir /home/miahafiz/NeuroRing/_x/link/int --log_dir /home/miahafiz/NeuroRing/_x/logs/link --report_dir /home/miahafiz/NeuroRing/_x/reports/link --config /home/miahafiz/NeuroRing/_x/link/int/vplConfig.ini -k /home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/miahafiz/NeuroRing/_x/link --no-info --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 --messageDb /home/miahafiz/NeuroRing/_x/link/run_link/vpl.pb /home/miahafiz/NeuroRing/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link

****** vpl v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Wed Jul 16 06:37:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2025.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform
[06:38:07] Run vpl: Step create_project: Started
Creating Vivado project.
[06:38:10] Run vpl: Step create_project: Completed
[06:38:10] Run vpl: Step create_bd: Started
[06:38:55] Run vpl: Step create_bd: Completed
[06:38:55] Run vpl: Step update_bd: Started
[06:38:57] Run vpl: Step update_bd: Completed
[06:38:57] Run vpl: Step generate_target: Started
[06:40:14] Run vpl: Step generate_target: RUNNING...
[06:40:29] Run vpl: Step generate_target: Completed
[06:40:29] Run vpl: Step config_hw_runs: Started
[06:41:08] Run vpl: Step config_hw_runs: Completed
[06:41:08] Run vpl: Step synth: Started
[06:41:39] Block-level synthesis in progress, 0 of 7 jobs complete, 5 jobs running.
[06:42:10] Block-level synthesis in progress, 0 of 7 jobs complete, 5 jobs running.
[06:42:40] Block-level synthesis in progress, 0 of 7 jobs complete, 5 jobs running.
[06:43:11] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[06:43:41] Block-level synthesis in progress, 4 of 7 jobs complete, 2 jobs running.
[06:44:12] Block-level synthesis in progress, 4 of 7 jobs complete, 2 jobs running.
[06:44:43] Block-level synthesis in progress, 4 of 7 jobs complete, 2 jobs running.
[06:45:13] Block-level synthesis in progress, 6 of 7 jobs complete, 0 jobs running.
[06:45:44] Block-level synthesis in progress, 7 of 7 jobs complete, 0 jobs running.
[06:46:14] Top-level synthesis in progress.
[06:46:45] Top-level synthesis in progress.
[06:47:15] Top-level synthesis in progress.
[06:48:03] Run vpl: Step synth: Completed
[06:48:03] Run vpl: Step impl: Started
[06:56:12] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 24s 

[06:56:12] Starting logic optimization..
[06:56:12] Phase 1 Initialization
[06:56:12] Phase 1.1 Core Generation And Design Setup
[06:56:12] Phase 1.2 Setup Constraints And Sort Netlist
[06:56:42] Phase 2 Timer Update And Timing Data Collection
[06:56:42] Phase 2.1 Timer Update
[06:56:42] Phase 2.2 Timing Data Collection
[06:56:42] Phase 3 Retarget
[06:56:42] Phase 4 Constant propagation
[06:56:42] Phase 5 Sweep
[06:57:13] Phase 6 BUFG optimization
[06:57:13] Phase 7 Shift Register Optimization
[06:57:13] Phase 8 Post Processing Netlist
[06:57:13] Phase 9 Finalization
[06:57:13] Phase 9.1 Finalizing Design Cores and Updating Shapes
[06:57:13] Phase 9.2 Verifying Netlist Connectivity
[06:57:44] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 31s 

[06:57:44] Starting logic placement..
[06:58:14] Phase 1 Placer Initialization
[06:58:14] Phase 1.1 Placer Initialization Netlist Sorting
[07:01:48] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[07:02:18] Phase 1.3 Build Placer Netlist Model
[07:03:50] Phase 1.4 Constrain Clocks/Macros
[07:03:50] Phase 2 Global Placement
[07:03:50] Phase 2.1 Floorplanning
[07:04:51] Phase 2.1.1 Partition Driven Placement
[07:04:51] Phase 2.1.1.1 PBP: Partition Driven Placement
[07:06:23] Phase 2.1.1.2 PBP: Clock Region Placement
[07:06:54] Phase 2.1.1.3 PBP: Compute Congestion
[07:07:25] Phase 2.1.1.4 PBP: UpdateTiming
[07:07:25] Phase 2.1.1.5 PBP: Add part constraints
[07:07:25] Phase 2.2 Physical Synthesis After Floorplan
[07:07:55] Phase 2.3 Update Timing before SLR Path Opt
[07:07:55] Phase 2.4 Post-Processing in Floorplanning
[07:07:55] Phase 2.5 Global Place Phase1
[07:21:13] Phase 2.6 Global Place Phase2
[07:21:13] Phase 2.6.1 UpdateTiming Before Physical Synthesis
[07:21:13] Phase 2.6.2 Physical Synthesis In Placer
[07:23:16] Phase 3 Detail Placement
[07:23:47] Phase 3.1 Commit Multi Column Macros
[07:23:47] Phase 3.2 Commit Most Macros & LUTRAMs
[07:25:19] Phase 3.3 Small Shape DP
[07:25:19] Phase 3.3.1 Small Shape Clustering
[07:25:19] Phase 3.3.2 Slice Area Swap
[07:25:19] Phase 3.3.2.1 Slice Area Swap Initial
^[[A^[[A^[[A^[[A^[[A^[[A[07:26:20] Phase 3.4 Place Remaining
[07:26:20] Phase 3.5 Re-assign LUT pins
[07:26:50] Phase 3.6 Pipeline Register Optimization
[07:26:50] Phase 3.7 Fast Optimization
[07:27:52] Phase 4 Post Placement Optimization and Clean-Up
[07:27:52] Phase 4.1 Post Commit Optimization
[07:28:53] Phase 4.1.1 Post Placement Optimization
[07:28:53] Phase 4.1.1.1 BUFG Insertion
[07:28:53] Phase 1 Physical Synthesis Initialization
[07:29:23] Phase 4.1.1.2 BUFG Replication
[07:29:23] Phase 4.1.1.3 Post Placement Timing Optimization
[07:29:54] Phase 4.1.1.4 Replication
[07:30:55] Phase 4.2 Post Placement Cleanup
[07:30:55] Phase 4.3 Placer Reporting
[07:30:55] Phase 4.3.1 Print Estimated Congestion
[07:30:55] Phase 4.4 Final Placement Cleanup
[07:33:28] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 35m 44s 

[07:33:28] Starting logic routing..
[07:33:28] Phase 1 Build RT Design
[07:34:30] Phase 2 Router Initialization
[07:34:30] Phase 2.1 Fix Topology Constraints
[07:34:30] Phase 2.2 Pre Route Cleanup
[07:35:00] Phase 2.3 Global Clock Net Routing
[07:35:31] Phase 2.4 Update Timing
[07:36:32] Phase 2.5 Update Timing for Bus Skew
[07:36:32] Phase 2.5.1 Update Timing
[07:37:03] Phase 2.6 Soft Constraint Pins - Fast Budgeting
[07:37:03] Phase 3 Global Routing
[07:37:03] Phase 4 Initial Routing
[07:37:03] Phase 4.1 Initial Net Routing Pass
[07:37:33] Phase 5 Rip-up And Reroute
[07:37:33] Phase 5.1 Global Iteration 0
[07:41:08] Phase 5.2 Global Iteration 1
[07:41:38] Phase 5.3 Global Iteration 2
[07:42:09] Phase 6 Delay and Skew Optimization
[07:42:09] Phase 6.1 Delay CleanUp
[07:42:40] Phase 6.2 Clock Skew Optimization
[07:42:40] Phase 7 Post Hold Fix
[07:42:40] Phase 7.1 Hold Fix Iter
[07:42:40] Phase 7.2 Non Free Resource Hold Fix Iter
[07:43:10] Phase 8 Leaf Clock Prog Delay Opt
[07:43:10] Phase 8.1 Optimize Skews
[07:43:10] Phase 8.1.1 Leaf ClockOpt Init
[07:43:41] Phase 8.2 Post SkewOpt Delay Cleanup
[07:43:41] Phase 8.2.1 Delay CleanUp
[07:44:11] Phase 8.3 Post SkewOpt Hold Fix
[07:44:11] Phase 8.3.1 Hold Fix Iter
[07:44:42] Phase 9 Route finalize
[07:45:13] Phase 10 Verifying routed nets
[07:45:13] Phase 11 Depositing Routes
[07:45:13] Phase 12 Resolve XTalk
[07:45:13] Phase 13 Post Process Routing
[07:45:13] Phase 14 Post Router Timing
[07:45:43] Phase 15 Post-Route Event Processing
[07:46:14] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 12m 45s 

[07:46:14] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[08:13:50] Creating bitmap...
Check VPL, containing 12 checks, has run: 0 errors, 1 warning violation, 1 advisory violation
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 471.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 200 MHz. The frequency has been automatically changed to 112.7 MHz to enable proper functionality. The clock Id is 0.
[08:16:46] Run vpl: Step impl: Completed
[08:16:47] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[08:16:47] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 30m 33s 
[08:16:47] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [08:16:50] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:58 ; elapsed = 01:39:05 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30569 ; free virtual = 244779
INFO: [v++ 60-1443] [08:16:50] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 112
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/miahafiz/NeuroRing/_x/link/int/address_map.xml -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -rtd /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd -o /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [08:16:58] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30575 ; free virtual = 244785
INFO: [v++ 60-1443] [08:16:58] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/miahafiz/NeuroRing/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd --append-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml --add-section SYSTEM_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 49792178 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4408 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 13031 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 40067 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (49881207 bytes) to the output file: /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [08:16:59] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:01 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30583 ; free virtual = 244793
INFO: [v++ 60-1443] [08:16:59] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.info --input /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [08:17:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:01 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30587 ; free virtual = 244796
INFO: [v++ 60-2331] SLR0 was specfied for compute unit NeuroRing_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit NeuroRing_1, and verified as such in implementation.
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/link/system_estimate_krnl_neuroring_hw.xtxt
INFO: [v++ 60-586] Created /home/miahafiz/NeuroRing/krnl_neuroring_hw.ltx
INFO: [v++ 60-586] Created krnl_neuroring_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html
	Timing Report: /home/miahafiz/NeuroRing/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/miahafiz/NeuroRing/_x/logs/link/vivado.log
	Steps Log File: /home/miahafiz/NeuroRing/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 40m 7s
INFO: [v++ 60-1653] Closing dispatch client.
make: warning:  Clock skew detected.  Your build may be incomplete.
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbinls[Kpython3 run_microcircuit.py ls[Kcd NEST/MicroCircuit/onda activate nest_env[6Pinfo --envsactivate nest_env[2Pd NEST/MicroCircuit/ls[Kpython3 run_microcircuit.py ls[Kmake neuroring_xclbin[Kmake neuroring_xclbin
[?2004lmake: Warning: File 'NeuroRing.cfg' has modification time 44 s in the future
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Wed Jul 16 08:30:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Wed Jul 16 08:30:52 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Wed Jul 16 08:30:52 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [08:31:01] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [08:31:07] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [08:31:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.88 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34502 ; free virtual = 247691
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [08:31:08] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 -sc NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 -slr NeuroRing_0:SLR2 -slr NeuroRing_1:SLR0 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[20] -sp NeuroRing_1.SpikeRecorder:HBM[21] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[21]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_forward_rt => NeuroRing_1.syn_route_in
INFO: [CFGEN 83-0]   NeuroRing_1.syn_forward_rt => NeuroRing_0.syn_route_in
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: NeuroRing_0, SLR: SLR2
INFO: [CFGEN 83-0]   instance: NeuroRing_1, SLR: SLR0
INFO: [SYSTEM_LINK 82-37] [08:31:17] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34496 ; free virtual = 247685
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [08:31:17] cf2bd started: /opt/xilinx/2025.1/Vitis/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link --output_dir /home/miahafiz/NeuroRing/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd
                                                                                                              
rlwrap: warning: your $TERM is 'screen' but rlwrap couldn't find it in the terminfo database. Expect some problems.: Inappropriate ioctl for device
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [08:31:23] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34479 ; free virtual = 247670
INFO: [v++ 60-1441] [08:31:23] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34590 ; free virtual = 247781
INFO: [v++ 60-1443] [08:31:23] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -rtd /home/miahafiz/NeuroRing/_x/link/int/cf2sw.rtd -nofilter /home/miahafiz/NeuroRing/_x/link/int/cf2sw_full.rtd -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -o /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [08:31:32] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34591 ; free virtual = 247783
INFO: [v++ 60-1443] [08:31:32] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [08:31:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.43 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34577 ; free virtual = 247768
INFO: [v++ 60-1443] [08:31:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/miahafiz/NeuroRing/.ipcache --output_dir /home/miahafiz/NeuroRing/_x/link/int --log_dir /home/miahafiz/NeuroRing/_x/logs/link --report_dir /home/miahafiz/NeuroRing/_x/reports/link --config /home/miahafiz/NeuroRing/_x/link/int/vplConfig.ini -k /home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/miahafiz/NeuroRing/_x/link --no-info --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 --messageDb /home/miahafiz/NeuroRing/_x/link/run_link/vpl.pb /home/miahafiz/NeuroRing/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link

****** vpl v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Wed Jul 16 08:31:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2025.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform
[08:31:54] Run vpl: Step create_project: Started
Creating Vivado project.
[08:31:57] Run vpl: Step create_project: Completed
[08:31:57] Run vpl: Step create_bd: Started
[08:32:38] Run vpl: Step create_bd: Completed
[08:32:38] Run vpl: Step update_bd: Started
[08:32:39] Run vpl: Step update_bd: Completed
[08:32:39] Run vpl: Step generate_target: Started
[08:33:55] Run vpl: Step generate_target: RUNNING...
[08:34:14] Run vpl: Step generate_target: Completed
[08:34:14] Run vpl: Step config_hw_runs: Started
[08:34:38] Run vpl: Step config_hw_runs: Completed
[08:34:38] Run vpl: Step synth: Started
[08:35:11] Block-level synthesis in progress, 0 of 14 jobs complete, 8 jobs running.
[08:35:42] Block-level synthesis in progress, 0 of 14 jobs complete, 8 jobs running.
[08:36:13] Block-level synthesis in progress, 3 of 14 jobs complete, 5 jobs running.
[08:36:44] Block-level synthesis in progress, 6 of 14 jobs complete, 6 jobs running.
[08:37:14] Block-level synthesis in progress, 8 of 14 jobs complete, 4 jobs running.
[08:37:45] Block-level synthesis in progress, 9 of 14 jobs complete, 3 jobs running.
[08:38:16] Block-level synthesis in progress, 11 of 14 jobs complete, 1 job running.
[08:38:47] Block-level synthesis in progress, 12 of 14 jobs complete, 0 jobs running.
[08:39:17] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[08:39:48] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[08:40:19] Block-level synthesis in progress, 13 of 14 jobs complete, 0 jobs running.
[08:40:49] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[08:41:20] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[08:41:51] Block-level synthesis in progress, 13 of 14 jobs complete, 1 job running.
[08:42:21] Block-level synthesis in progress, 14 of 14 jobs complete, 0 jobs running.
[08:42:33] Run vpl: Step synth: Completed
[08:42:33] Run vpl: Step impl: Started
[08:49:43] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 08s 

[08:49:43] Starting logic optimization..
[08:50:14] Phase 1 Initialization
[08:50:14] Phase 1.1 Core Generation And Design Setup
[08:50:14] Phase 1.2 Setup Constraints And Sort Netlist
[08:50:14] Phase 2 Timer Update And Timing Data Collection
[08:50:14] Phase 2.1 Timer Update
[08:50:14] Phase 2.2 Timing Data Collection
[08:50:14] Phase 3 Retarget
[08:50:45] Phase 4 Constant propagation
[08:50:45] Phase 5 Sweep
[08:51:16] Phase 6 BUFG optimization
[08:51:16] Phase 7 Shift Register Optimization
[08:51:16] Phase 8 Post Processing Netlist
[08:51:16] Phase 9 Finalization
[08:51:16] Phase 9.1 Finalizing Design Cores and Updating Shapes
[08:51:16] Phase 9.2 Verifying Netlist Connectivity
[08:51:46] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 02s 

[08:51:46] Starting logic placement..
[08:51:46] Phase 1 Placer Initialization
[08:51:46] Phase 1.1 Placer Initialization Netlist Sorting
[08:55:52] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[08:56:23] Phase 1.3 Build Placer Netlist Model
[08:57:55] Phase 1.4 Constrain Clocks/Macros
[08:57:55] Phase 2 Global Placement
[08:57:55] Phase 2.1 Floorplanning
[08:58:56] Phase 2.1.1 Partition Driven Placement
[08:58:56] Phase 2.1.1.1 PBP: Partition Driven Placement
[08:59:27] Phase 2.1.1.2 PBP: Clock Region Placement
[08:59:58] Phase 2.1.1.3 PBP: Compute Congestion
[09:00:29] Phase 2.1.1.4 PBP: UpdateTiming
[09:00:29] Phase 2.1.1.5 PBP: Add part constraints
[09:00:29] Phase 2.2 Physical Synthesis After Floorplan
[09:00:29] Phase 2.3 Update Timing before SLR Path Opt
[09:00:59] Phase 2.4 Post-Processing in Floorplanning
[09:00:59] Phase 2.5 Global Place Phase1
[09:11:16] Phase 2.6 Global Place Phase2
[09:11:16] Phase 2.6.1 UpdateTiming Before Physical Synthesis
[09:11:16] Phase 2.6.2 Physical Synthesis In Placer
[09:13:20] Phase 3 Detail Placement
[09:13:50] Phase 3.1 Commit Multi Column Macros
[09:13:50] Phase 3.2 Commit Most Macros & LUTRAMs
[09:15:23] Phase 3.3 Small Shape DP
[09:15:23] Phase 3.3.1 Small Shape Clustering
[09:15:23] Phase 3.3.2 Slice Area Swap
[09:15:54] Phase 3.3.2.1 Slice Area Swap Initial
[09:16:24] Phase 3.4 Place Remaining
[09:16:55] Phase 3.5 Re-assign LUT pins
[09:16:55] Phase 3.6 Pipeline Register Optimization
[09:16:55] Phase 3.7 Fast Optimization
[09:17:57] Phase 4 Post Placement Optimization and Clean-Up
[09:17:57] Phase 4.1 Post Commit Optimization
[09:18:58] Phase 4.1.1 Post Placement Optimization
[09:18:58] Phase 4.1.1.1 BUFG Insertion
[09:18:58] Phase 1 Physical Synthesis Initialization
[09:19:29] Phase 4.1.1.2 BUFG Replication
[09:19:29] Phase 4.1.1.3 Post Placement Timing Optimization
[09:20:31] Phase 4.1.1.4 Replication
[09:21:32] Phase 4.2 Post Placement Cleanup
[09:21:32] Phase 4.3 Placer Reporting
[09:21:32] Phase 4.3.1 Print Estimated Congestion
[09:21:32] Phase 4.4 Final Placement Cleanup
[09:23:36] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 31m 49s 

[09:23:36] Starting logic routing..
[09:23:36] Phase 1 Build RT Design
[09:25:08] Phase 2 Router Initialization
[09:25:08] Phase 2.1 Fix Topology Constraints
[09:25:08] Phase 2.2 Pre Route Cleanup
[09:25:08] Phase 2.3 Global Clock Net Routing
[09:25:39] Phase 2.4 Update Timing
[09:26:40] Phase 2.5 Update Timing for Bus Skew
[09:26:40] Phase 2.5.1 Update Timing
[09:27:11] Phase 2.6 Soft Constraint Pins - Fast Budgeting
[09:27:42] Phase 3 Global Routing
[09:27:42] Phase 4 Initial Routing
[09:27:42] Phase 4.1 Initial Net Routing Pass
[09:28:13] Phase 5 Rip-up And Reroute
[09:28:13] Phase 5.1 Global Iteration 0
[09:32:19] Phase 5.2 Global Iteration 1
[09:33:21] Phase 5.3 Global Iteration 2
[09:33:51] Phase 6 Delay and Skew Optimization
[09:33:51] Phase 6.1 Delay CleanUp
[09:34:22] Phase 6.2 Clock Skew Optimization
[09:34:22] Phase 7 Post Hold Fix
[09:34:22] Phase 7.1 Hold Fix Iter
[09:34:53] Phase 7.2 Non Free Resource Hold Fix Iter
[09:34:53] Phase 8 Leaf Clock Prog Delay Opt
[09:34:53] Phase 8.1 Optimize Skews
[09:34:53] Phase 8.1.1 Leaf ClockOpt Init
[09:35:24] Phase 8.2 Post SkewOpt Delay Cleanup
[09:35:24] Phase 8.2.1 Delay CleanUp
[09:35:54] Phase 8.3 Post SkewOpt Hold Fix
[09:35:54] Phase 8.3.1 Hold Fix Iter
[09:36:56] Phase 9 Route finalize
[09:36:56] Phase 10 Verifying routed nets
[09:36:56] Phase 11 Depositing Routes
[09:37:27] Phase 12 Resolve XTalk
[09:37:27] Phase 13 Post Process Routing
[09:37:27] Phase 14 Post Router Timing
[09:37:58] Phase 15 Post-Route Event Processing
[09:37:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 14m 22s 

[09:37:58] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[09:47:14] Creating bitmap...
Check VPL, containing 12 checks, has run: 0 errors, 3 warning violations, 1 advisory violation
WARNING: [ACCELERATOR-SLR-01] The compute unit NeuroRing_0 is located in SLR2 while its port NeuroRing_0/m_axi_gmem1 is connected to a memory in SLR0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 454.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [ACCELERATOR-SLR-01] The compute unit NeuroRing_0 is located in SLR2 while its port NeuroRing_0/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 200 MHz. The frequency has been automatically changed to 113.9 MHz to enable proper functionality. The clock Id is 0.
[09:50:44] Run vpl: Step impl: Completed
[09:50:45] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:50:45] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 46s 
[09:50:45] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:50:48] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:56 ; elapsed = 01:19:16 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30745 ; free virtual = 244408
INFO: [v++ 60-1443] [09:50:48] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 113
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/miahafiz/NeuroRing/_x/link/int/address_map.xml -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -rtd /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd -o /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [09:50:56] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30737 ; free virtual = 244400
INFO: [v++ 60-1443] [09:50:56] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/miahafiz/NeuroRing/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd --append-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml --add-section SYSTEM_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 53636050 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 13031 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 40070 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53725096 bytes) to the output file: /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:51:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:04 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30743 ; free virtual = 244410
INFO: [v++ 60-1443] [09:51:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.info --input /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [09:51:01] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:02 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 30744 ; free virtual = 244410
INFO: [v++ 60-2331] SLR2 was specfied for compute unit NeuroRing_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit NeuroRing_1, and verified as such in implementation.
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/link/system_estimate_krnl_neuroring_hw.xtxt
INFO: [v++ 60-586] Created /home/miahafiz/NeuroRing/krnl_neuroring_hw.ltx
INFO: [v++ 60-586] Created krnl_neuroring_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html
	Timing Report: /home/miahafiz/NeuroRing/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/miahafiz/NeuroRing/_x/logs/link/vivado.log
	Steps Log File: /home/miahafiz/NeuroRing/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 20m 15s
INFO: [v++ 60-1653] Closing dispatch client.
make: warning:  Clock skew detected.  Your build may be incomplete.
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbinls[Kpython3 run_microcircuit.py ls[Kcd NEST/MicroCircuit/onda activate nest_env[2Pd NEST/MicroCircuit/ls[Kpython3 run_microcircuit.py ls[Kmake neuroring_xclbin[Kmake neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 44 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:07:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 11:08:00 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 11:08:00 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-3339] no matching function for call to 'SomaEngine' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:382:2)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 89 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:14:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 11:14:52 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 11:14:52 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
^C
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 78 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:15:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 11:15:40 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 11:15:40 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:346:17)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 30 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:16:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 11:16:28 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 11:16:28 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_89_2'
INFO: [v++ 204-61] Pipelining loop 'synapse_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 35, loop 'synapse_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_126_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_126_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_166_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_177_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_177_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_200_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_224_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'VITIS_LOOP_224_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_301_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_301_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/system_estimate_krnl_neuroring.xtxt
WARNING: [v++ 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.
INFO: [v++ 60-586] Created krnl_neuroring.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:18:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Thu Jul 17 11:18:44 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Thu Jul 17 11:18:44 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:18:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:19:04] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:19:05] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:01 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 27396 ; free virtual = 239854
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:19:05] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -sc NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 -sc NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 -slr NeuroRing_0:SLR2 -slr NeuroRing_1:SLR0 -sp NeuroRing_0.SynapseList:HBM[0] -sp NeuroRing_0.SpikeRecorder:HBM[1] -sp NeuroRing_1.SynapseList:HBM[20] -sp NeuroRing_1.SpikeRecorder:HBM[21] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: NeuroRing_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SynapseList, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: NeuroRing_1, k_port: SpikeRecorder, sptag: HBM[21]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   NeuroRing_0.syn_forward_rt => NeuroRing_1.syn_route_in
INFO: [CFGEN 83-0]   NeuroRing_1.syn_forward_rt => NeuroRing_0.syn_route_in
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: NeuroRing_0, SLR: SLR2
INFO: [CFGEN 83-0]   instance: NeuroRing_1, SLR: SLR0
INFO: [SYSTEM_LINK 82-37] [11:19:15] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 27367 ; free virtual = 239827
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:19:15] cf2bd started: /opt/xilinx/2025.1/Vitis/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link --output_dir /home/miahafiz/NeuroRing/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd
                                                                                                                              
rlwrap: warning: your $TERM is 'screen' but rlwrap couldn't find it in the terminfo database. Expect some problems.: Inappropriate ioctl for device
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:19:21] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 27352 ; free virtual = 239813
INFO: [v++ 60-1441] [11:19:21] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 27463 ; free virtual = 239923
INFO: [v++ 60-1443] [11:19:21] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -rtd /home/miahafiz/NeuroRing/_x/link/int/cf2sw.rtd -nofilter /home/miahafiz/NeuroRing/_x/link/int/cf2sw_full.rtd -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -o /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [11:19:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 27453 ; free virtual = 239915
INFO: [v++ 60-1443] [11:19:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [11:19:30] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.48 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 27441 ; free virtual = 239902
INFO: [v++ 60-1443] [11:19:30] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/miahafiz/NeuroRing/.ipcache --output_dir /home/miahafiz/NeuroRing/_x/link/int --log_dir /home/miahafiz/NeuroRing/_x/logs/link --report_dir /home/miahafiz/NeuroRing/_x/reports/link --config /home/miahafiz/NeuroRing/_x/link/int/vplConfig.ini -k /home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/miahafiz/NeuroRing/_x/link --no-info --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 --messageDb /home/miahafiz/NeuroRing/_x/link/run_link/vpl.pb /home/miahafiz/NeuroRing/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link

****** vpl v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 11:19:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2025.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform
[11:19:52] Run vpl: Step create_project: Started
Creating Vivado project.
[11:19:55] Run vpl: Step create_project: Completed
[11:19:55] Run vpl: Step create_bd: Started
[11:20:41] Run vpl: Step create_bd: Completed
[11:20:41] Run vpl: Step update_bd: Started
[11:20:43] Run vpl: Step update_bd: Completed
[11:20:43] Run vpl: Step generate_target: Started
[11:22:00] Run vpl: Step generate_target: RUNNING...
[11:22:21] Run vpl: Step generate_target: Completed
[11:22:21] Run vpl: Step config_hw_runs: Started
[11:23:39] Run vpl: Step config_hw_runs: RUNNING...
[11:24:56] Run vpl: Step config_hw_runs: RUNNING...
[11:26:12] Run vpl: Step config_hw_runs: RUNNING...
[11:27:29] Run vpl: Step config_hw_runs: RUNNING...
[11:28:45] Run vpl: Step config_hw_runs: RUNNING...
[11:29:19] Run vpl: Step config_hw_runs: Completed
[11:29:19] Run vpl: Step synth: Started
[11:30:51] Block-level synthesis in progress, 0 of 151 jobs complete, 8 jobs running.
[11:31:22] Block-level synthesis in progress, 0 of 151 jobs complete, 8 jobs running.
[11:31:53] Block-level synthesis in progress, 8 of 151 jobs complete, 0 jobs running.
[11:32:24] Block-level synthesis in progress, 10 of 151 jobs complete, 6 jobs running.
[11:32:55] Block-level synthesis in progress, 11 of 151 jobs complete, 7 jobs running.
[11:33:25] Block-level synthesis in progress, 15 of 151 jobs complete, 4 jobs running.
[11:33:56] Block-level synthesis in progress, 18 of 151 jobs complete, 6 jobs running.
[11:34:27] Block-level synthesis in progress, 20 of 151 jobs complete, 7 jobs running.
[11:34:58] Block-level synthesis in progress, 22 of 151 jobs complete, 6 jobs running.
[11:35:29] Block-level synthesis in progress, 24 of 151 jobs complete, 6 jobs running.
[11:36:00] Block-level synthesis in progress, 25 of 151 jobs complete, 7 jobs running.
[11:36:30] Block-level synthesis in progress, 27 of 151 jobs complete, 7 jobs running.
[11:37:01] Block-level synthesis in progress, 31 of 151 jobs complete, 4 jobs running.
[11:37:32] Block-level synthesis in progress, 32 of 151 jobs complete, 7 jobs running.
[11:38:03] Block-level synthesis in progress, 35 of 151 jobs complete, 5 jobs running.
[11:38:34] Block-level synthesis in progress, 39 of 151 jobs complete, 4 jobs running.
[11:39:04] Block-level synthesis in progress, 41 of 151 jobs complete, 6 jobs running.
[11:39:35] Block-level synthesis in progress, 44 of 151 jobs complete, 5 jobs running.
[11:40:06] Block-level synthesis in progress, 47 of 151 jobs complete, 5 jobs running.
[11:40:36] Block-level synthesis in progress, 51 of 151 jobs complete, 5 jobs running.
[11:41:07] Block-level synthesis in progress, 55 of 151 jobs complete, 4 jobs running.
[11:41:38] Block-level synthesis in progress, 56 of 151 jobs complete, 7 jobs running.
[11:42:09] Block-level synthesis in progress, 60 of 151 jobs complete, 5 jobs running.
[11:42:40] Block-level synthesis in progress, 65 of 151 jobs complete, 4 jobs running.
[11:43:11] Block-level synthesis in progress, 69 of 151 jobs complete, 5 jobs running.
[11:43:42] Block-level synthesis in progress, 75 of 151 jobs complete, 2 jobs running.
[11:44:13] Block-level synthesis in progress, 80 of 151 jobs complete, 3 jobs running.
[11:44:44] Block-level synthesis in progress, 84 of 151 jobs complete, 5 jobs running.
[11:45:15] Block-level synthesis in progress, 87 of 151 jobs complete, 5 jobs running.
[11:45:46] Block-level synthesis in progress, 92 of 151 jobs complete, 5 jobs running.
[11:46:17] Block-level synthesis in progress, 93 of 151 jobs complete, 7 jobs running.
[11:46:48] Block-level synthesis in progress, 94 of 151 jobs complete, 7 jobs running.
[11:47:19] Block-level synthesis in progress, 101 of 151 jobs complete, 2 jobs running.
[11:47:50] Block-level synthesis in progress, 106 of 151 jobs complete, 3 jobs running.
[11:48:21] Block-level synthesis in progress, 111 of 151 jobs complete, 3 jobs running.
[11:48:53] Block-level synthesis in progress, 117 of 151 jobs complete, 4 jobs running.
[11:49:24] Block-level synthesis in progress, 123 of 151 jobs complete, 4 jobs running.
[11:49:55] Block-level synthesis in progress, 125 of 151 jobs complete, 7 jobs running.
[11:50:26] Block-level synthesis in progress, 125 of 151 jobs complete, 8 jobs running.
[11:50:57] Block-level synthesis in progress, 128 of 151 jobs complete, 5 jobs running.
[11:51:29] Block-level synthesis in progress, 133 of 151 jobs complete, 4 jobs running.
[11:52:00] Block-level synthesis in progress, 137 of 151 jobs complete, 4 jobs running.
[11:52:31] Block-level synthesis in progress, 138 of 151 jobs complete, 7 jobs running.
[11:53:03] Block-level synthesis in progress, 140 of 151 jobs complete, 6 jobs running.
[11:53:34] Block-level synthesis in progress, 145 of 151 jobs complete, 2 jobs running.
[11:54:05] Block-level synthesis in progress, 147 of 151 jobs complete, 1 job running.
[11:54:36] Block-level synthesis in progress, 147 of 151 jobs complete, 3 jobs running.
[11:55:07] Block-level synthesis in progress, 148 of 151 jobs complete, 2 jobs running.
[11:55:38] Block-level synthesis in progress, 150 of 151 jobs complete, 0 jobs running.
[11:56:09] Block-level synthesis in progress, 150 of 151 jobs complete, 1 job running.
[11:56:40] Block-level synthesis in progress, 150 of 151 jobs complete, 1 job running.
[11:57:11] Block-level synthesis in progress, 151 of 151 jobs complete, 0 jobs running.
[11:57:43] Top-level synthesis in progress.
[11:58:14] Top-level synthesis in progress.
[11:58:45] Top-level synthesis in progress.
[11:59:16] Top-level synthesis in progress.
[12:00:06] Run vpl: Step synth: Completed
[12:00:06] Run vpl: Step impl: Started
[12:08:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 48m 54s 

[12:08:27] Starting logic optimization..
[12:08:58] Phase 1 Initialization
[12:08:58] Phase 1.1 Core Generation And Design Setup
[12:08:58] Phase 1.2 Setup Constraints And Sort Netlist
[12:08:58] Phase 2 Timer Update And Timing Data Collection
[12:08:58] Phase 2.1 Timer Update
[12:08:58] Phase 2.2 Timing Data Collection
[12:08:58] Phase 3 Retarget
[12:09:29] Phase 4 Constant propagation
[12:09:29] Phase 5 Sweep
[12:10:00] Phase 6 BUFG optimization
[12:10:00] Phase 7 Shift Register Optimization
[12:10:00] Phase 8 Post Processing Netlist
[12:10:00] Phase 9 Finalization
[12:10:00] Phase 9.1 Finalizing Design Cores and Updating Shapes
[12:10:00] Phase 9.2 Verifying Netlist Connectivity
[12:10:31] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 04s 

[12:10:31] Starting logic placement..
[12:10:31] Phase 1 Placer Initialization
[12:10:31] Phase 1.1 Placer Initialization Netlist Sorting
[12:14:41] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:15:12] Phase 1.3 Build Placer Netlist Model
[12:16:14] Phase 1.4 Constrain Clocks/Macros
[12:16:46] Phase 2 Global Placement
[12:16:46] Phase 2.1 Floorplanning
[12:17:17] Phase 2.1.1 Partition Driven Placement
[12:17:17] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:19:23] Phase 2.1.1.2 PBP: Clock Region Placement
[12:20:26] Phase 2.1.1.3 PBP: Compute Congestion
[12:20:26] Phase 2.1.1.4 PBP: UpdateTiming
[12:20:57] Phase 2.1.1.5 PBP: Add part constraints
[12:20:57] Phase 2.2 Physical Synthesis After Floorplan
[12:20:57] Phase 2.3 Update Timing before SLR Path Opt
[12:20:57] Phase 2.4 Post-Processing in Floorplanning
[12:20:57] Phase 2.5 Global Place Phase1
[12:37:08] Phase 2.6 Global Place Phase2
[12:37:08] Phase 2.6.1 UpdateTiming Before Physical Synthesis
[12:37:08] Phase 2.6.2 Physical Synthesis In Placer
[12:39:45] Phase 3 Detail Placement
[12:39:45] Phase 3.1 Commit Multi Column Macros
[12:39:45] Phase 3.2 Commit Most Macros & LUTRAMs
[12:41:19] Phase 3.3 Small Shape DP
[12:41:19] Phase 3.3.1 Small Shape Clustering
[12:41:50] Phase 3.3.2 Slice Area Swap
[12:41:50] Phase 3.3.2.1 Slice Area Swap Initial
[12:42:53] Phase 3.4 Place Remaining
[12:42:53] Phase 3.5 Re-assign LUT pins
[12:42:53] Phase 3.6 Pipeline Register Optimization
[12:43:24] Phase 3.7 Fast Optimization
[12:43:55] Phase 4 Post Placement Optimization and Clean-Up
[12:43:55] Phase 4.1 Post Commit Optimization
[12:44:58] Phase 4.1.1 Post Placement Optimization
[12:45:29] Phase 4.1.1.1 BUFG Insertion
[12:45:29] Phase 1 Physical Synthesis Initialization
[12:45:29] Phase 4.1.1.2 BUFG Replication
[12:45:29] Phase 4.1.1.3 Post Placement Timing Optimization
[12:47:03] Phase 4.1.1.4 Replication
[12:48:06] Phase 4.2 Post Placement Cleanup
[12:48:06] Phase 4.3 Placer Reporting
[12:48:06] Phase 4.3.1 Print Estimated Congestion
[12:48:06] Phase 4.4 Final Placement Cleanup
[12:50:11] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 39m 39s 

[12:50:11] Starting logic routing..
[12:50:11] Phase 1 Build RT Design
[12:51:14] Phase 2 Router Initialization
[12:51:14] Phase 2.1 Fix Topology Constraints
[12:51:45] Phase 2.2 Pre Route Cleanup
[12:51:45] Phase 2.3 Global Clock Net Routing
[12:52:16] Phase 2.4 Update Timing
[12:53:19] Phase 2.5 Update Timing for Bus Skew
[12:53:19] Phase 2.5.1 Update Timing
[12:53:50] Phase 2.6 Soft Constraint Pins - Fast Budgeting
[12:53:50] Phase 3 Global Routing
[12:53:50] Phase 4 Initial Routing
[12:53:50] Phase 4.1 Initial Net Routing Pass
[12:54:21] Phase 5 Rip-up And Reroute
[12:54:21] Phase 5.1 Global Iteration 0
[12:59:03] Phase 5.2 Global Iteration 1
[13:00:05] Phase 5.3 Global Iteration 2
[13:00:37] Phase 6 Delay and Skew Optimization
[13:00:37] Phase 6.1 Delay CleanUp
[13:01:08] Phase 6.2 Clock Skew Optimization
[13:01:08] Phase 7 Post Hold Fix
[13:01:08] Phase 7.1 Hold Fix Iter
[13:01:39] Phase 7.2 Non Free Resource Hold Fix Iter
[13:01:39] Phase 8 Leaf Clock Prog Delay Opt
[13:01:39] Phase 8.1 Optimize Skews
[13:01:39] Phase 8.1.1 Leaf ClockOpt Init
[13:02:11] Phase 8.2 Post SkewOpt Delay Cleanup
[13:02:11] Phase 8.2.1 Delay CleanUp
[13:02:42] Phase 8.3 Post SkewOpt Hold Fix
[13:02:42] Phase 8.3.1 Hold Fix Iter
[13:03:45] Phase 9 Route finalize
[13:03:45] Phase 10 Verifying routed nets
[13:03:45] Phase 11 Depositing Routes
[13:03:45] Phase 12 Resolve XTalk
[13:03:45] Phase 13 Post Process Routing
[13:04:16] Phase 14 Post Router Timing
[13:04:48] Phase 15 Post-Route Event Processing
[13:04:48] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 14m 36s 

[13:04:48] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[13:44:36] Creating bitmap...
[13:47:44] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[13:47:44] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 42m 56s 
Check VPL, containing 12 checks, has run: 0 errors, 3 warning violations, 1 advisory violation
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 458.9 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [ACCELERATOR-SLR-01] The compute unit NeuroRing_0 is located in SLR2 while its port NeuroRing_0/m_axi_gmem1 is connected to a memory in SLR0.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 200 MHz. The frequency has been automatically changed to 114.0 MHz to enable proper functionality. The clock Id is 0.
WARNING: [ACCELERATOR-SLR-01] The compute unit NeuroRing_0 is located in SLR2 while its port NeuroRing_0/m_axi_gmem0 is connected to a memory in SLR0.
[13:47:53] Run vpl: Step impl: Completed
[13:47:54] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:48:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:04 ; elapsed = 02:28:32 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 30789 ; free virtual = 237018
INFO: [v++ 60-1443] [13:48:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 114
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/miahafiz/NeuroRing/_x/link/int/address_map.xml -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -rtd /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd -o /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [13:48:09] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 30771 ; free virtual = 236999
INFO: [v++ 60-1443] [13:48:09] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/miahafiz/NeuroRing/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd --append-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml --add-section SYSTEM_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
^[[A^[[A^[[A^[[A^[[A^[[AXRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 53376518 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 13972 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 40068 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53466504 bytes) to the output file: /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:48:10] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:02 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 30764 ; free virtual = 236992
INFO: [v++ 60-1443] [13:48:10] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.info --input /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [13:48:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:01 . Memory (MB): peak = 518.668 ; gain = 0.000 ; free physical = 30756 ; free virtual = 236984
INFO: [v++ 60-2331] SLR2 was specfied for compute unit NeuroRing_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit NeuroRing_1, and verified as such in implementation.
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/link/system_estimate_krnl_neuroring_hw.xtxt
INFO: [v++ 60-586] Created /home/miahafiz/NeuroRing/krnl_neuroring_hw.ltx
INFO: [v++ 60-586] Created krnl_neuroring_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html
	Timing Report: /home/miahafiz/NeuroRing/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/miahafiz/NeuroRing/_x/logs/link/vivado.log
	Steps Log File: /home/miahafiz/NeuroRing/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 29m 31s
INFO: [v++ 60-1653] Closing dispatch client.
^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[A^[[B^[[B^[[B^[[B^[[B^[[Bmake: warning:  Clock skew detected.  Your build may be incomplete.
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbinls[Kpython3 run_microcircuit.py ls[Kcd NEST/MicroCircuit/onda activate nest_env[6Pinfo --envspython3 brunel_alpha_nest.py [14Pcd NEST/Brunel/python3 brunel_alpha_nest.py_simple.py[20Pcd NEST/Brunel/python3 brunel_alpha_nest_simple.py[7Prun_microcircuit.py [12Pcd MicroCircuit/..[Konda activate nest_envd ~/NEST/Brunel && python3 brunel_alpha_nest.py[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[25Ponda activate nest_envd ..[KMicroCircuit/python3 run_microcircuit.py brunel_alpha_nest_simple.py[20Pcd NEST/Brunel/[K(base) miahafiz@cyberdeck:~/NeuroRing$ cd NEST/Brunel/[K(base) miahafiz@cyberdeck:~/NeuroRing$ cd NEST/Brunel/[K(base) miahafiz@cyberdeck:~/NeuroRing$ cd NEST/Brunel/python3 brunel_alpha_nest_simple.py.py[K[13Pcd NEST/Brunel/python3 brunel_alpha_nest.py [12Pconda info --envsactivate nest_env[2Pd NEST/MicroCircuit/ls[Kpython3 run_microcircuit.py ls[Kmake neuroring_xclbin[Kmake neuroring_xclbin
[?2004lmake: Warning: File 'Makefile' has modification time 21 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:01:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:02:01 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:02:01 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:112:25)
ERROR: [v++ 207-2972] no member named 'DstID' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:118:31)
ERROR: [v++ 207-2972] no member named 'Weight' in 'synapse_list_t' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:118:59)
ERROR: [v++ 207-3344] no viable overloaded '=' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:163:31)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:180:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:191:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:202:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:213:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:224:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:235:37)
ERROR: [v++ 207-3430] redefinition of 'dst' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:246:37)
ERROR: [v++ 207-1237] extraneous closing brace ('}') (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:285:1)
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:351:17)
ERROR: [v++ 207-3776] use of undeclared identifier 'SynapseList' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:362:34)
ERROR: [v++ 207-3776] use of undeclared identifier 'SpikeRecorder' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:363:34)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbinls[Kmake neuroring_xclbin[Kmake neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 48 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:05:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:05:30 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:05:30 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-3344] no viable overloaded '=' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:163:31)
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:351:17)
ERROR: [v++ 207-3776] use of undeclared identifier 'SynapseList' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:362:34)
ERROR: [v++ 207-3776] use of undeclared identifier 'SpikeRecorder' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:363:34)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 63 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:06:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:07:03 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:07:03 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 207-3344] no viable overloaded '=' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:163:31)
ERROR: [v++ 207-2371] conflicting types for 'NeuroRing' (/home/miahafiz/NeuroRing/hls/NeuroRing.cpp:351:17)
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 49 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:09:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:09:03 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:09:03 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'spike_out2' is not an AXI-Stream and/or is not a port in the interface
ERROR: [v++ 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ ^C[?2004l[?2004h[?2004l
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lv++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:17:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:17:05 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:17:05 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
ERROR: [v++ 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'spike_out2' is not an AXI-Stream and/or is not a port in the interface
ERROR: [v++ 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-300] Failed to build kernel(ip) NeuroRing, see log for details: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:80: krnl_neuroring.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ ^C[?2004l[?2004h[?2004l
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/NeuroRing.cpp' has modification time 69 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel NeuroRing --output krnl_neuroring.xo hls/NeuroRing.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:21:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_neuroring
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary, at Thu Jul 17 19:21:56 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/v++_compile_krnl_neuroring_guidance.html', at Thu Jul 17 19:21:56 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'NeuroRing'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: NeuroRing Log file: /home/miahafiz/NeuroRing/_x/krnl_neuroring/NeuroRing/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_89_2'
INFO: [v++ 204-61] Pipelining loop 'synapse_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 35, loop 'synapse_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_126_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_126_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'VITIS_LOOP_153_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_306_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_306_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_neuroring/system_estimate_krnl_neuroring.xtxt
WARNING: [v++ 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.
INFO: [v++ 60-586] Created krnl_neuroring.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 1s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel AxonLoader --output krnl_axonloader.xo hls/AxonLoader.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:23:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_axonloader
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_axonloader
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_axonloader.xo.compile_summary, at Thu Jul 17 19:24:01 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_axonloader/v++_compile_krnl_axonloader_guidance.html', at Thu Jul 17 19:24:01 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'AxonLoader'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: AxonLoader Log file: /home/miahafiz/NeuroRing/_x/krnl_axonloader/AxonLoader/vitis_hls.log :
ERROR: [v++ 207-3717] invalid operands to binary expression ('stream2048u_t' (aka 'hls::axis<ap_uint<2048>, 0, 0, 0, '8', false>') and 'int') (/home/miahafiz/NeuroRing/hls/AxonLoader.cpp:46:23)
ERROR: [v++ 207-3717] invalid operands to binary expression ('stream2048u_t' (aka 'hls::axis<ap_uint<2048>, 0, 0, 0, '8', false>') and 'int') (/home/miahafiz/NeuroRing/hls/AxonLoader.cpp:146:49)
ERROR: [v++ 60-300] Failed to build kernel(ip) AxonLoader, see log for details: /home/miahafiz/NeuroRing/_x/krnl_axonloader/AxonLoader/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:83: krnl_axonloader.xo] Error 1
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ make neuroring_xclbin
[?2004lmake: Warning: File 'hls/AxonLoader.cpp' has modification time 84 s in the future
v++ --compile --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  -I . --kernel_frequency 200 --kernel AxonLoader --output krnl_axonloader.xo hls/AxonLoader.cpp
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:25:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/krnl_axonloader
	Log files: /home/miahafiz/NeuroRing/_x/logs/krnl_axonloader
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_axonloader.xo.compile_summary, at Thu Jul 17 19:25:44 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/krnl_axonloader/v++_compile_krnl_axonloader_guidance.html', at Thu Jul 17 19:25:44 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'AxonLoader'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: AxonLoader Log file: /home/miahafiz/NeuroRing/_x/krnl_axonloader/AxonLoader/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 23, loop 'VITIS_LOOP_50_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
WARNING: [v++ 200-885] The II Violation in module 'AxonLoader_Pipeline_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_86_4'): Unable to schedule 'store' operation 0 bit ('pkt134_addr_1_write_ln111', /home/miahafiz/NeuroRing/hls/AxonLoader.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i512> on array 'pkt134' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pkt134'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_86_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_145_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_6'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/krnl_axonloader/system_estimate_krnl_axonloader.xtxt
INFO: [v++ 60-586] Created krnl_axonloader.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_axonloader.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 45s
INFO: [v++ 60-1653] Closing dispatch client.
v++ --link --optimize 3 --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --target hw --save-temps --debug  --kernel_frequency 200 --config NeuroRing.cfg --output krnl_neuroring_hw.xclbin krnl_neuroring.xo krnl_axonloader.xo 
Option Map File Used: '/opt/xilinx/2025.1/Vitis/data/vitis/vpp/optMap.xml'

****** v++ v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:27:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/miahafiz/NeuroRing/_x/reports/link
	Log files: /home/miahafiz/NeuroRing/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary, at Thu Jul 17 19:27:32 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html', at Thu Jul 17 19:27:32 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2025.1
INFO: [v++ 60-1302] Platform 'xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:27:47] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/miahafiz/NeuroRing/krnl_neuroring.xo --xo /home/miahafiz/NeuroRing/krnl_axonloader.xo -keep --config /home/miahafiz/NeuroRing/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/miahafiz/NeuroRing/_x/link/int --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_neuroring.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/miahafiz/NeuroRing/krnl_axonloader.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:28:01] build_xd_ip_db started: /opt/xilinx/2025.1/Vitis/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/miahafiz/NeuroRing/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_NeuroRing_1_0,NeuroRing -ip /home/miahafiz/NeuroRing/_x/link/sys_link/iprepo/xilinx_com_hls_AxonLoader_1_0,AxonLoader -o /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:28:03] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:02 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34156 ; free virtual = 239233
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:28:03] cfgen started: /opt/xilinx/2025.1/Vitis/bin/cfgen  -nk NeuroRing:2:NeuroRing_0,NeuroRing_1 -nk AxonLoader:2:AxonLoader_0,AxonLoader_1 -sc AxonLoader_0.SynapseStream:NeuroRing_0.synapse_stream:256 -sc AxonLoader_1.SynapseStream:NeuroRing_1.synapse_stream:256 -sc NeuroRing_0.spike_out:AxonLoader_0.SpikeOutIn:256 -sc NeuroRing_1.spike_out:AxonLoader_1.SpikeOutIn:256 -sc NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 -sc NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 -slr AxonLoader_0:SLR0 -slr AxonLoader_1:SLR0 -slr NeuroRing_0:SLR2 -slr NeuroRing_1:SLR1 -sp AxonLoader_0.SynapseList:HBM[0] -sp AxonLoader_0.SpikeRecorder:HBM[1] -sp AxonLoader_1.SynapseList:HBM[20] -sp AxonLoader_1.SpikeRecorder:HBM[21] -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 0 -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: NeuroRing, num: 2  {NeuroRing_0 NeuroRing_1}
INFO: [CFGEN 83-0]   kernel: AxonLoader, num: 2  {AxonLoader_0 AxonLoader_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: AxonLoader_0, k_port: SynapseList, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: AxonLoader_0, k_port: SpikeRecorder, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: AxonLoader_1, k_port: SynapseList, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: AxonLoader_1, k_port: SpikeRecorder, sptag: HBM[21]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   AxonLoader_0.SynapseStream => NeuroRing_0.synapse_stream
INFO: [CFGEN 83-0]   AxonLoader_1.SynapseStream => NeuroRing_1.synapse_stream
INFO: [CFGEN 83-0]   NeuroRing_0.spike_out => AxonLoader_0.SpikeOutIn
INFO: [CFGEN 83-0]   NeuroRing_1.spike_out => AxonLoader_1.SpikeOutIn
INFO: [CFGEN 83-0]   NeuroRing_0.syn_forward_rt => NeuroRing_1.syn_route_in
INFO: [CFGEN 83-0]   NeuroRing_1.syn_forward_rt => NeuroRing_0.syn_route_in
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: AxonLoader_0, SLR: SLR0
INFO: [CFGEN 83-0]   instance: AxonLoader_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: NeuroRing_0, SLR: SLR2
INFO: [CFGEN 83-0]   instance: NeuroRing_1, SLR: SLR1
INFO: [SYSTEM_LINK 82-37] [19:28:13] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34147 ; free virtual = 239224
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:28:13] cf2bd started: /opt/xilinx/2025.1/Vitis/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd --temp_dir /home/miahafiz/NeuroRing/_x/link/sys_link --output_dir /home/miahafiz/NeuroRing/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/miahafiz/NeuroRing/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/miahafiz/NeuroRing/_x/link/sys_link/_sysl/.xsd
                                                                                                                            rlwrap: warning: your $TERM is 'screen' but rlwrap couldn't find it in the terminfo database. Expect some problems.: Inappropriate ioctl for device

INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:28:24] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 498.836 ; gain = 0.000 ; free physical = 34141 ; free virtual = 239220
INFO: [v++ 60-1441] [19:28:24] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34256 ; free virtual = 239335
INFO: [v++ 60-1443] [19:28:24] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -rtd /home/miahafiz/NeuroRing/_x/link/int/cf2sw.rtd -nofilter /home/miahafiz/NeuroRing/_x/link/int/cf2sw_full.rtd -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -o /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [19:28:37] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34263 ; free virtual = 239343
INFO: [v++ 60-1443] [19:28:37] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [19:28:38] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.48 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 34248 ; free virtual = 239328
INFO: [v++ 60-1443] [19:28:38] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s -g --kernel_frequency 200 --remote_ip_cache /home/miahafiz/NeuroRing/.ipcache --output_dir /home/miahafiz/NeuroRing/_x/link/int --log_dir /home/miahafiz/NeuroRing/_x/logs/link --report_dir /home/miahafiz/NeuroRing/_x/reports/link --config /home/miahafiz/NeuroRing/_x/link/int/vplConfig.ini -k /home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/miahafiz/NeuroRing/_x/link --no-info --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_AxonLoader_1_0 --iprepo /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 --messageDb /home/miahafiz/NeuroRing/_x/link/run_link/vpl.pb /home/miahafiz/NeuroRing/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link

****** vpl v2025.1 (64-bit)
  **** SW Build 6137779 on 2025-05-21-18:10:03
  **** Start of session at: Thu Jul 17 19:28:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/miahafiz/NeuroRing/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2025.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform
[19:29:00] Run vpl: Step create_project: Started
Creating Vivado project.
[19:29:03] Run vpl: Step create_project: Completed
[19:29:03] Run vpl: Step create_bd: Started
[19:29:50] Run vpl: Step create_bd: Completed
[19:29:50] Run vpl: Step update_bd: Started
[19:29:53] Run vpl: Step update_bd: Completed
[19:29:53] Run vpl: Step generate_target: Started
[19:31:09] Run vpl: Step generate_target: RUNNING...
[19:31:34] Run vpl: Step generate_target: Completed
[19:31:34] Run vpl: Step config_hw_runs: Started
[19:32:52] Run vpl: Step config_hw_runs: RUNNING...
[19:34:08] Run vpl: Step config_hw_runs: RUNNING...
[19:35:25] Run vpl: Step config_hw_runs: RUNNING...
[19:36:41] Run vpl: Step config_hw_runs: RUNNING...
[19:36:54] Run vpl: Step config_hw_runs: Completed
[19:36:54] Run vpl: Step synth: Started
[19:38:27] Block-level synthesis in progress, 0 of 163 jobs complete, 8 jobs running.
[19:38:58] Block-level synthesis in progress, 0 of 163 jobs complete, 8 jobs running.
[19:39:29] Block-level synthesis in progress, 4 of 163 jobs complete, 4 jobs running.
[19:40:00] Block-level synthesis in progress, 8 of 163 jobs complete, 5 jobs running.
[19:40:30] Block-level synthesis in progress, 13 of 163 jobs complete, 3 jobs running.
[19:41:01] Block-level synthesis in progress, 16 of 163 jobs complete, 5 jobs running.
[19:41:32] Block-level synthesis in progress, 18 of 163 jobs complete, 7 jobs running.
[19:42:03] Block-level synthesis in progress, 23 of 163 jobs complete, 5 jobs running.
[19:42:33] Block-level synthesis in progress, 25 of 163 jobs complete, 7 jobs running.
[19:43:04] Block-level synthesis in progress, 27 of 163 jobs complete, 6 jobs running.
[19:43:35] Block-level synthesis in progress, 31 of 163 jobs complete, 4 jobs running.
[19:44:05] Block-level synthesis in progress, 33 of 163 jobs complete, 6 jobs running.
[19:44:36] Block-level synthesis in progress, 35 of 163 jobs complete, 6 jobs running.
[19:45:07] Block-level synthesis in progress, 38 of 163 jobs complete, 5 jobs running.
[19:45:38] Block-level synthesis in progress, 43 of 163 jobs complete, 4 jobs running.
[19:46:09] Block-level synthesis in progress, 44 of 163 jobs complete, 7 jobs running.
[19:46:39] Block-level synthesis in progress, 46 of 163 jobs complete, 7 jobs running.
[19:47:10] Block-level synthesis in progress, 52 of 163 jobs complete, 2 jobs running.
[19:47:41] Block-level synthesis in progress, 54 of 163 jobs complete, 6 jobs running.
[19:48:12] Block-level synthesis in progress, 56 of 163 jobs complete, 6 jobs running.
[19:48:43] Block-level synthesis in progress, 59 of 163 jobs complete, 5 jobs running.
[19:49:14] Block-level synthesis in progress, 61 of 163 jobs complete, 6 jobs running.
[19:49:45] Block-level synthesis in progress, 64 of 163 jobs complete, 5 jobs running.
[19:50:16] Block-level synthesis in progress, 68 of 163 jobs complete, 5 jobs running.
[19:50:48] Block-level synthesis in progress, 72 of 163 jobs complete, 5 jobs running.
[19:51:19] Block-level synthesis in progress, 75 of 163 jobs complete, 5 jobs running.
[19:51:50] Block-level synthesis in progress, 76 of 163 jobs complete, 8 jobs running.
[19:52:21] Block-level synthesis in progress, 80 of 163 jobs complete, 4 jobs running.
[19:52:52] Block-level synthesis in progress, 83 of 163 jobs complete, 5 jobs running.
[19:53:23] Block-level synthesis in progress, 86 of 163 jobs complete, 5 jobs running.
[19:53:54] Block-level synthesis in progress, 93 of 163 jobs complete, 2 jobs running.
[19:54:26] Block-level synthesis in progress, 93 of 163 jobs complete, 8 jobs running.
[19:54:57] Block-level synthesis in progress, 96 of 163 jobs complete, 6 jobs running.
[19:55:28] Block-level synthesis in progress, 102 of 163 jobs complete, 2 jobs running.
[19:55:59] Block-level synthesis in progress, 104 of 163 jobs complete, 6 jobs running.
[19:56:30] Block-level synthesis in progress, 106 of 163 jobs complete, 6 jobs running.
[19:57:02] Block-level synthesis in progress, 110 of 163 jobs complete, 4 jobs running.
[19:57:34] Block-level synthesis in progress, 113 of 163 jobs complete, 6 jobs running.
[19:58:05] Block-level synthesis in progress, 115 of 163 jobs complete, 6 jobs running.
[19:58:36] Block-level synthesis in progress, 123 of 163 jobs complete, 1 job running.
[19:59:08] Block-level synthesis in progress, 128 of 163 jobs complete, 3 jobs running.
[19:59:39] Block-level synthesis in progress, 132 of 163 jobs complete, 6 jobs running.
[20:00:10] Block-level synthesis in progress, 132 of 163 jobs complete, 8 jobs running.
[20:00:42] Block-level synthesis in progress, 135 of 163 jobs complete, 5 jobs running.
[20:01:13] Block-level synthesis in progress, 141 of 163 jobs complete, 4 jobs running.
[20:01:45] Block-level synthesis in progress, 148 of 163 jobs complete, 2 jobs running.
[20:02:16] Block-level synthesis in progress, 154 of 163 jobs complete, 2 jobs running.
[20:02:47] Block-level synthesis in progress, 156 of 163 jobs complete, 6 jobs running.
[20:03:19] Block-level synthesis in progress, 157 of 163 jobs complete, 5 jobs running.
[20:03:50] Block-level synthesis in progress, 162 of 163 jobs complete, 1 job running.
[20:04:21] Block-level synthesis in progress, 162 of 163 jobs complete, 1 job running.
[20:04:52] Block-level synthesis in progress, 162 of 163 jobs complete, 1 job running.
[20:05:24] Block-level synthesis in progress, 163 of 163 jobs complete, 0 jobs running.
[20:05:55] Top-level synthesis in progress.
[20:06:26] Top-level synthesis in progress.
[20:06:57] Top-level synthesis in progress.
[20:07:29] Top-level synthesis in progress.
[20:08:31] Run vpl: Step synth: Completed
[20:08:31] Run vpl: Step impl: Started
[20:17:28] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 48m 47s 

[20:17:28] Starting logic optimization..
[20:17:28] Phase 1 Initialization
[20:17:28] Phase 1.1 Core Generation And Design Setup
[20:18:00] Phase 1.2 Setup Constraints And Sort Netlist
[20:18:00] Phase 2 Timer Update And Timing Data Collection
[20:18:00] Phase 2.1 Timer Update
[20:18:00] Phase 2.2 Timing Data Collection
[20:18:00] Phase 3 Retarget
[20:18:32] Phase 4 Constant propagation
[20:18:32] Phase 5 Sweep
[20:18:32] Phase 6 BUFG optimization
[20:19:04] Phase 7 Shift Register Optimization
[20:19:04] Phase 8 Post Processing Netlist
[20:19:04] Phase 9 Finalization
[20:19:04] Phase 9.1 Finalizing Design Cores and Updating Shapes
[20:19:04] Phase 9.2 Verifying Netlist Connectivity
[20:19:35] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 07s 

[20:19:35] Starting logic placement..
[20:19:35] Phase 1 Placer Initialization
[20:19:35] Phase 1.1 Placer Initialization Netlist Sorting
[20:23:47] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:24:18] Phase 1.3 Build Placer Netlist Model
[20:25:53] Phase 1.4 Constrain Clocks/Macros
[20:25:53] Phase 2 Global Placement
[20:25:53] Phase 2.1 Floorplanning
[20:26:57] Phase 2.1.1 Partition Driven Placement
[20:26:57] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:29:35] Phase 2.1.1.2 PBP: Clock Region Placement
[20:30:06] Phase 2.1.1.3 PBP: Discrete Incremental
[20:30:06] Phase 2.1.1.4 PBP: Compute Congestion
[20:30:38] Phase 2.1.1.5 PBP: Macro Placement
[20:30:38] Phase 2.1.1.6 PBP: UpdateTiming
[20:30:38] Phase 2.1.1.7 PBP: Add part constraints
[20:30:38] Phase 2.2 Physical Synthesis After Floorplan
[20:31:10] Phase 2.3 Update Timing before SLR Path Opt
[20:31:10] Phase 2.4 Post-Processing in Floorplanning
[20:31:10] Phase 2.5 Global Place Phase1
[20:48:31] Phase 2.6 Global Place Phase2
[20:48:31] Phase 2.6.1 UpdateTiming Before Physical Synthesis
[20:48:31] Phase 2.6.2 Physical Synthesis In Placer
[20:51:09] Phase 3 Detail Placement
[20:51:40] Phase 3.1 Commit Multi Column Macros
[20:51:40] Phase 3.2 Commit Most Macros & LUTRAMs
[20:53:15] Phase 3.3 Small Shape DP
[20:53:15] Phase 3.3.1 Small Shape Clustering
[20:53:47] Phase 3.3.2 Slice Area Swap
[20:53:47] Phase 3.3.2.1 Slice Area Swap Initial
[20:54:50] Phase 3.4 Place Remaining
[20:54:50] Phase 3.5 Re-assign LUT pins
[20:55:21] Phase 3.6 Pipeline Register Optimization
[20:55:21] Phase 3.7 Fast Optimization
[20:56:24] Phase 4 Post Placement Optimization and Clean-Up
[20:56:24] Phase 4.1 Post Commit Optimization
[20:57:27] Phase 4.1.1 Post Placement Optimization
[20:57:27] Phase 4.1.1.1 BUFG Insertion
[20:57:27] Phase 1 Physical Synthesis Initialization
[20:58:30] Phase 4.1.1.2 BUFG Replication
[20:58:30] Phase 4.1.1.3 Post Placement Timing Optimization
[21:00:05] Phase 4.1.1.4 Replication
[21:01:08] Phase 4.2 Post Placement Cleanup
[21:01:08] Phase 4.3 Placer Reporting
[21:01:08] Phase 4.3.1 Print Estimated Congestion
[21:01:08] Phase 4.4 Final Placement Cleanup
[21:03:14] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 43m 38s 

[21:03:14] Starting logic routing..
[21:03:14] Phase 1 Build RT Design
[21:04:49] Phase 2 Router Initialization
[21:04:49] Phase 2.1 Fix Topology Constraints
[21:04:49] Phase 2.2 Pre Route Cleanup
[21:04:49] Phase 2.3 Global Clock Net Routing
[21:05:51] Phase 2.4 Update Timing
[21:06:54] Phase 2.5 Update Timing for Bus Skew
[21:06:54] Phase 2.5.1 Update Timing
[21:07:26] Phase 2.6 Soft Constraint Pins - Fast Budgeting
[21:07:26] Phase 3 Global Routing
[21:07:26] Phase 3.1 SLL Assignment
[21:07:57] Phase 4 Initial Routing
[21:07:57] Phase 4.1 Initial Net Routing Pass
[21:08:29] Phase 5 Rip-up And Reroute
[21:08:29] Phase 5.1 Global Iteration 0
[21:12:09] Phase 5.2 Global Iteration 1
[21:13:44] Phase 5.3 Global Iteration 2
[21:13:44] Phase 6 Delay and Skew Optimization
[21:13:44] Phase 6.1 Delay CleanUp
[21:14:15] Phase 6.2 Clock Skew Optimization
[21:14:15] Phase 7 Post Hold Fix
[21:14:15] Phase 7.1 Hold Fix Iter
[21:14:47] Phase 7.2 Non Free Resource Hold Fix Iter
[21:14:47] Phase 8 Leaf Clock Prog Delay Opt
[21:15:18] Phase 8.1 Optimize Skews
[21:15:18] Phase 8.1.1 Leaf ClockOpt Init
[21:15:50] Phase 8.2 Post SkewOpt Delay Cleanup
[21:15:50] Phase 8.2.1 Delay CleanUp
[21:16:21] Phase 8.3 Post SkewOpt Hold Fix
[21:16:21] Phase 8.3.1 Hold Fix Iter
[21:16:53] Phase 9 Route finalize
[21:17:24] Phase 10 Verifying routed nets
[21:17:24] Phase 11 Depositing Routes
[21:17:24] Phase 12 Resolve XTalk
[21:17:24] Phase 13 Post Process Routing
[21:17:56] Phase 14 Post Router Timing
[21:18:27] Phase 15 Post-Route Event Processing
[21:18:27] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 15m 13s 

[21:18:27] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[21:32:11] Creating bitmap...
[21:35:20] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[21:35:20] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 16m 52s 
Check VPL, containing 12 checks, has run: 0 errors, 1 warning violation, 1 advisory violation
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 200 MHz. The frequency has been automatically changed to 114.2 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 451.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[21:35:41] Run vpl: Step impl: Completed
[21:35:42] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [21:35:53] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:54 ; elapsed = 02:07:15 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 35381 ; free virtual = 236479
INFO: [v++ 60-1443] [21:35:53] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 114
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/miahafiz/NeuroRing/_x/link/int/address_map.xml -sdsl /home/miahafiz/NeuroRing/_x/link/int/sdsl.dat -xclbin /home/miahafiz/NeuroRing/_x/link/int/xclbin_orig.xml -rtd /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd -o /home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [21:36:06] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 38102 ; free virtual = 239201
INFO: [v++ 60-1443] [21:36:06] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/miahafiz/NeuroRing/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.rtd --append-section :JSON:/home/miahafiz/NeuroRing/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml --add-section SYSTEM_METADATA:RAW:/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 50625318 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 6900 bytes
Format : JSON
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15846 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/krnl_neuroring_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 64321 bytes
Format : RAW
File   : '/home/miahafiz/NeuroRing/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (50749866 bytes) to the output file: /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [21:36:09] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:03 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 38105 ; free virtual = 239201
INFO: [v++ 60-1443] [21:36:09] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.info --input /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /home/miahafiz/NeuroRing/_x/link/run_link
INFO: [v++ 60-1441] [21:36:10] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:01 . Memory (MB): peak = 515.875 ; gain = 0.000 ; free physical = 38102 ; free virtual = 239198
INFO: [v++ 60-2331] SLR0 was specfied for compute unit AxonLoader_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit AxonLoader_1, and verified as such in implementation.
INFO: [v++ 60-2331] SLR2 was specfied for compute unit NeuroRing_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit NeuroRing_1, and verified as such in implementation.
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/miahafiz/NeuroRing/_x/reports/link/system_estimate_krnl_neuroring_hw.xtxt
INFO: [v++ 60-586] Created /home/miahafiz/NeuroRing/krnl_neuroring_hw.ltx
INFO: [v++ 60-586] Created krnl_neuroring_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/miahafiz/NeuroRing/_x/reports/link/v++_link_krnl_neuroring_hw_guidance.html
	Timing Report: /home/miahafiz/NeuroRing/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/miahafiz/NeuroRing/_x/logs/link/vivado.log
	Steps Log File: /home/miahafiz/NeuroRing/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis --analyze /home/miahafiz/NeuroRing/krnl_neuroring_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 8m 41s
INFO: [v++ 60-1653] Closing dispatch client.
make: warning:  Clock skew detected.  Your build may be incomplete.
[?2004h(base) miahafiz@cyberdeck:~/NeuroRing$ 