// auto-generated by gen_config.py. DO NOT EDIT
// Generated at 2023-12-02 03:27:28.994074

// Translated from ./rtl/VX_types.vh:

// Copyright Â© 2019-2023
// 
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
// 
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#ifndef VX_TYPES_VH
#define VX_TYPES_VH

// Device configuration registers

#define VX_CSR_ADDR_BITS                12
#define VX_DCR_ADDR_BITS                12

#define VX_DCR_BASE_STATE_BEGIN         0x001
#define VX_DCR_BASE_STARTUP_ADDR0       0x001
#define VX_DCR_BASE_STARTUP_ADDR1       0x002
#define VX_DCR_BASE_MPM_CLASS           0x003
#define VX_DCR_BASE_STATE_END           0x004

#define VX_DCR_BASE_STATE(addr)         ((addr) - VX_DCR_BASE_STATE_BEGIN)
#define VX_DCR_BASE_STATE_COUNT         (VX_DCR_BASE_STATE_END-VX_DCR_BASE_STATE_BEGIN)

// Machine Performance-monitoring counters classes

#define VX_DCR_MPM_CLASS_NONE           0           
#define VX_DCR_MPM_CLASS_CORE           1
#define VX_DCR_MPM_CLASS_MEM            2
#define VX_DCR_MPM_CLASS_TEX            3
#define VX_DCR_MPM_CLASS_RASTER         4
#define VX_DCR_MPM_CLASS_ROP            5

// User Floating-Point CSRs

#define VX_CSR_FFLAGS                   0x001
#define VX_CSR_FRM                      0x002
#define VX_CSR_FCSR                     0x003
 
#define VX_CSR_SATP                     0x180

#define VX_CSR_PMPCFG0                  0x3A0
#define VX_CSR_PMPADDR0                 0x3B0

#define VX_CSR_MSTATUS                  0x300
#define VX_CSR_MISA                     0x301
#define VX_CSR_MEDELEG                  0x302
#define VX_CSR_MIDELEG                  0x303
#define VX_CSR_MIE                      0x304
#define VX_CSR_MTVEC                    0x305

#define VX_CSR_MEPC                     0x341

#define VX_CSR_MNSTATUS                 0x744

#define VX_CSR_MPM_BASE                 0xB00
#define VX_CSR_MPM_BASE_H               0xB80

// Machine Performance-monitoring core counters
// PERF: Standard
#define VX_CSR_MCYCLE                   0xB00
#define VX_CSR_MCYCLE_H                 0xB80
#define VX_CSR_MPM_RESERVED             0xB01
#define VX_CSR_MPM_RESERVED_H           0xB81
#define VX_CSR_MINSTRET                 0xB02
#define VX_CSR_MINSTRET_H               0xB82
// PERF: pipeline
#define VX_CSR_MPM_IBUF_ST              0xB03
#define VX_CSR_MPM_IBUF_ST_H            0xB83
#define VX_CSR_MPM_SCRB_ST              0xB04
#define VX_CSR_MPM_SCRB_ST_H            0xB84
#define VX_CSR_MPM_ALU_ST               0xB05
#define VX_CSR_MPM_ALU_ST_H             0xB85
#define VX_CSR_MPM_LSU_ST               0xB06
#define VX_CSR_MPM_LSU_ST_H             0xB86
#define VX_CSR_MPM_FPU_ST               0xB07
#define VX_CSR_MPM_FPU_ST_H             0xB87
#define VX_CSR_MPM_SFU_ST               0xB08
#define VX_CSR_MPM_SFU_ST_H             0xB88
// PERF: memory
#define VX_CSR_MPM_IFETCHES             0xB0A
#define VX_CSR_MPM_IFETCHES_H           0xB8A
#define VX_CSR_MPM_LOADS                0xB0B
#define VX_CSR_MPM_LOADS_H              0xB8B
#define VX_CSR_MPM_STORES               0xB0C
#define VX_CSR_MPM_STORES_H             0xB8C
#define VX_CSR_MPM_IFETCH_LAT           0xB0D
#define VX_CSR_MPM_IFETCH_LAT_H         0xB8D
#define VX_CSR_MPM_LOAD_LAT             0xB0E 
#define VX_CSR_MPM_LOAD_LAT_H           0xB8E

// Machine Performance-monitoring memory counters
// PERF: icache
#define VX_CSR_MPM_ICACHE_READS         0xB03     // total reads
#define VX_CSR_MPM_ICACHE_READS_H       0xB83
#define VX_CSR_MPM_ICACHE_MISS_R        0xB04     // read misses
#define VX_CSR_MPM_ICACHE_MISS_R_H      0xB84
// PERF: dcache
#define VX_CSR_MPM_DCACHE_READS         0xB05     // total reads
#define VX_CSR_MPM_DCACHE_READS_H       0xB85
#define VX_CSR_MPM_DCACHE_WRITES        0xB06     // total writes
#define VX_CSR_MPM_DCACHE_WRITES_H      0xB86
#define VX_CSR_MPM_DCACHE_MISS_R        0xB07     // read misses
#define VX_CSR_MPM_DCACHE_MISS_R_H      0xB87
#define VX_CSR_MPM_DCACHE_MISS_W        0xB08     // write misses
#define VX_CSR_MPM_DCACHE_MISS_W_H      0xB88
#define VX_CSR_MPM_DCACHE_BANK_ST       0xB09     // bank conflicts
#define VX_CSR_MPM_DCACHE_BANK_ST_H     0xB89
#define VX_CSR_MPM_DCACHE_MSHR_ST       0xB0A     // MSHR stalls
#define VX_CSR_MPM_DCACHE_MSHR_ST_H     0xB8A
// PERF: smem
#define VX_CSR_MPM_SMEM_READS           0xB0B     // memory reads
#define VX_CSR_MPM_SMEM_READS_H         0xB8B
#define VX_CSR_MPM_SMEM_WRITES          0xB0C     // memory writes
#define VX_CSR_MPM_SMEM_WRITES_H        0xB8C
#define VX_CSR_MPM_SMEM_BANK_ST         0xB0D     // bank conflicts
#define VX_CSR_MPM_SMEM_BANK_ST_H       0xB8D
// PERF: l2cache
#define VX_CSR_MPM_L2CACHE_READS        0xB0E     // total reads
#define VX_CSR_MPM_L2CACHE_READS_H      0xB8E
#define VX_CSR_MPM_L2CACHE_WRITES       0xB0F     // total writes
#define VX_CSR_MPM_L2CACHE_WRITES_H     0xB8F
#define VX_CSR_MPM_L2CACHE_MISS_R       0xB10     // read misses
#define VX_CSR_MPM_L2CACHE_MISS_R_H     0xB90
#define VX_CSR_MPM_L2CACHE_MISS_W       0xB11     // write misses
#define VX_CSR_MPM_L2CACHE_MISS_W_H     0xB91
#define VX_CSR_MPM_L2CACHE_BANK_ST      0xB12     // bank conflicts
#define VX_CSR_MPM_L2CACHE_BANK_ST_H    0xB92
#define VX_CSR_MPM_L2CACHE_MSHR_ST      0xB13     // MSHR stalls
#define VX_CSR_MPM_L2CACHE_MSHR_ST_H    0xB93
// PERF: l3cache
#define VX_CSR_MPM_L3CACHE_READS        0xB14     // total reads
#define VX_CSR_MPM_L3CACHE_READS_H      0xB94
#define VX_CSR_MPM_L3CACHE_WRITES       0xB15     // total writes
#define VX_CSR_MPM_L3CACHE_WRITES_H     0xB95
#define VX_CSR_MPM_L3CACHE_MISS_R       0xB16     // read misses
#define VX_CSR_MPM_L3CACHE_MISS_R_H     0xB96
#define VX_CSR_MPM_L3CACHE_MISS_W       0xB17     // write misses
#define VX_CSR_MPM_L3CACHE_MISS_W_H     0xB97
#define VX_CSR_MPM_L3CACHE_BANK_ST      0xB18     // bank conflicts
#define VX_CSR_MPM_L3CACHE_BANK_ST_H    0xB98
#define VX_CSR_MPM_L3CACHE_MSHR_ST      0xB19     // MSHR stalls
#define VX_CSR_MPM_L3CACHE_MSHR_ST_H    0xB99
// PERF: memory
#define VX_CSR_MPM_MEM_READS            0xB1A     // total reads
#define VX_CSR_MPM_MEM_READS_H          0xB9A
#define VX_CSR_MPM_MEM_WRITES           0xB1B     // total writes
#define VX_CSR_MPM_MEM_WRITES_H         0xB9B
#define VX_CSR_MPM_MEM_LAT              0xB1C     // memory latency
#define VX_CSR_MPM_MEM_LAT_H            0xB9C

// Machine Performance-monitoring texture counters
// PERF: texture unit
#define VX_CSR_MPM_TEX_READS            0xB03     // texture accesses
#define VX_CSR_MPM_TEX_READS_H          0xB83
#define VX_CSR_MPM_TEX_LAT              0xB04     // texture latency
#define VX_CSR_MPM_TEX_LAT_H            0xB84
#define VX_CSR_MPM_TEX_STALL            0xB05     // texture latency
#define VX_CSR_MPM_TEX_STALL_H          0xB85
// PERF: texture cache
#define VX_CSR_MPM_TCACHE_READS         0xB06     // total reads
#define VX_CSR_MPM_TCACHE_READS_H       0xB86
#define VX_CSR_MPM_TCACHE_MISS_R        0xB07     // read misses
#define VX_CSR_MPM_TCACHE_MISS_R_H      0xB87
#define VX_CSR_MPM_TCACHE_BANK_ST       0xB08     // bank stalls
#define VX_CSR_MPM_TCACHE_BANK_ST_H     0xB88
#define VX_CSR_MPM_TCACHE_MSHR_ST       0xB09     // MSHR stalls
#define VX_CSR_MPM_TCACHE_MSHR_ST_H     0xB89
// PERF: pipeline
#define VX_CSR_MPM_TEX_ISSUE_ST         0xB0A     // issue stalls
#define VX_CSR_MPM_TEX_ISSUE_ST_H       0xB8A

// Machine Performance-monitoring raster counters
// PERF: raster unit
#define VX_CSR_MPM_RASTER_READS         0xB03     // raster accesses
#define VX_CSR_MPM_RASTER_READS_H       0xB83
#define VX_CSR_MPM_RASTER_LAT           0xB04     // raster latency
#define VX_CSR_MPM_RASTER_LAT_H         0xB84
#define VX_CSR_MPM_RASTER_STALL         0xB05     // raster stall cycles
#define VX_CSR_MPM_RASTER_STALL_H       0xB85
// PERF: raster cache
#define VX_CSR_MPM_RCACHE_READS         0xB06     // total reads
#define VX_CSR_MPM_RCACHE_READS_H       0xB86
#define VX_CSR_MPM_RCACHE_MISS_R        0xB07     // read misses
#define VX_CSR_MPM_RCACHE_MISS_R_H      0xB87
#define VX_CSR_MPM_RCACHE_BANK_ST       0xB08     // bank stalls
#define VX_CSR_MPM_RCACHE_BANK_ST_H     0xB88
#define VX_CSR_MPM_RCACHE_MSHR_ST       0xB09     // MSHR stalls
#define VX_CSR_MPM_RCACHE_MSHR_ST_H     0xB89
// PERF: pipeline
#define VX_CSR_MPM_RASTER_ISSUE_ST      0xB0A     // issue stalls
#define VX_CSR_MPM_RASTER_ISSUE_ST_H    0xB8A

// Machine Performance-monitoring rop counters
// PERF: rop unit
#define VX_CSR_MPM_ROP_READS            0xB03     // rop memory reads
#define VX_CSR_MPM_ROP_READS_H          0xB83
#define VX_CSR_MPM_ROP_WRITES           0xB04     // rop memory writes
#define VX_CSR_MPM_ROP_WRITES_H         0xB84
#define VX_CSR_MPM_ROP_LAT              0xB05     // rop memory latency
#define VX_CSR_MPM_ROP_LAT_H            0xB85
#define VX_CSR_MPM_ROP_STALL            0xB06     // rop stall cycles
#define VX_CSR_MPM_ROP_STALL_H          0xB86
// PERF: rop cache
#define VX_CSR_MPM_OCACHE_READS         0xB07     // total reads
#define VX_CSR_MPM_OCACHE_READS_H       0xB87
#define VX_CSR_MPM_OCACHE_WRITES        0xB08     // total writes
#define VX_CSR_MPM_OCACHE_WRITES_H      0xB88
#define VX_CSR_MPM_OCACHE_MISS_R        0xB09     // read misses
#define VX_CSR_MPM_OCACHE_MISS_R_H      0xB89
#define VX_CSR_MPM_OCACHE_MISS_W        0xB0A     // write misses
#define VX_CSR_MPM_OCACHE_MISS_W_H      0xB8A
#define VX_CSR_MPM_OCACHE_BANK_ST       0xB0B     // bank stalls
#define VX_CSR_MPM_OCACHE_BANK_ST_H     0xB8B
#define VX_CSR_MPM_OCACHE_MSHR_ST       0xB0C     // MSHR stalls
#define VX_CSR_MPM_OCACHE_MSHR_ST_H     0xB8C
// PERF: pipeline
#define VX_CSR_MPM_ROP_ISSUE_ST         0xB0D     // issue stalls
#define VX_CSR_MPM_ROP_ISSUE_ST_H       0xB8D

// Machine Information Registers

#define VX_CSR_MVENDORID                0xF11
#define VX_CSR_MARCHID                  0xF12
#define VX_CSR_MIMPID                   0xF13
#define VX_CSR_MHARTID                  0xF14

// GPGU CSRs

#define VX_CSR_THREAD_ID                0xCC0
#define VX_CSR_WARP_ID                  0xCC1
#define VX_CSR_CORE_ID                  0xCC2
#define VX_CSR_WARP_MASK                0xCC3
#define VX_CSR_THREAD_MASK              0xCC4     // warning! this value is also used in LLVM

#define VX_CSR_NUM_THREADS              0xFC0
#define VX_CSR_NUM_WARPS                0xFC1
#define VX_CSR_NUM_CORES                0xFC2

// Raster unit CSRs

#define VX_CSR_RASTER_BEGIN             0x7C0
#define VX_CSR_RASTER_POS_MASK          (VX_CSR_RASTER_BEGIN+0)
#define VX_CSR_RASTER_BCOORD_X0         (VX_CSR_RASTER_BEGIN+1)
#define VX_CSR_RASTER_BCOORD_X1         (VX_CSR_RASTER_BEGIN+2)
#define VX_CSR_RASTER_BCOORD_X2         (VX_CSR_RASTER_BEGIN+3)
#define VX_CSR_RASTER_BCOORD_X3         (VX_CSR_RASTER_BEGIN+4)
#define VX_CSR_RASTER_BCOORD_Y0         (VX_CSR_RASTER_BEGIN+5)
#define VX_CSR_RASTER_BCOORD_Y1         (VX_CSR_RASTER_BEGIN+6)
#define VX_CSR_RASTER_BCOORD_Y2         (VX_CSR_RASTER_BEGIN+7)
#define VX_CSR_RASTER_BCOORD_Y3         (VX_CSR_RASTER_BEGIN+8)
#define VX_CSR_RASTER_BCOORD_Z0         (VX_CSR_RASTER_BEGIN+9)
#define VX_CSR_RASTER_BCOORD_Z1         (VX_CSR_RASTER_BEGIN+10)
#define VX_CSR_RASTER_BCOORD_Z2         (VX_CSR_RASTER_BEGIN+11)
#define VX_CSR_RASTER_BCOORD_Z3         (VX_CSR_RASTER_BEGIN+12)
#define VX_CSR_RASTER_END               (VX_CSR_RASTER_BEGIN+13)
#define VX_CSR_RASTER_COUNT             (VX_CSR_RASTER_END-VX_CSR_RASTER_BEGIN)

// ROP unit CSRs

#define VX_CSR_ROP_BEGIN                VX_CSR_RASTER_END
#define VX_CSR_ROP_RT_IDX               (VX_CSR_ROP_BEGIN+0)
#define VX_CSR_ROP_SAMPLE_IDX           (VX_CSR_ROP_BEGIN+1)
#define VX_CSR_ROP_END                  (VX_CSR_ROP_BEGIN+2)
#define VX_CSR_ROP_COUNT                (VX_CSR_ROP_END-VX_CSR_ROP_BEGIN)

// Texture unit CSRs

#define VX_CSR_TEX_BEGIN                VX_CSR_ROP_END
#define VX_CSR_TEX_END                  (VX_CSR_TEX_BEGIN+0)
#define VX_CSR_TEX_COUNT                (VX_CSR_TEX_END-VX_CSR_TEX_BEGIN)

// Texture Units //////////////////////////////////////////////////////////////

#define VX_TEX_STAGE_COUNT              2
#define VX_TEX_STAGE_BITS               1

#define VX_TEX_SUBPIXEL_BITS            8

#define VX_TEX_DIM_BITS                 15
#define VX_TEX_LOD_MAX                  VX_TEX_DIM_BITS
#define VX_TEX_LOD_BITS                 4

#define VX_TEX_FXD_BITS                 32
#define VX_TEX_FXD_FRAC                 (VX_TEX_DIM_BITS+VX_TEX_SUBPIXEL_BITS)

#define VX_TEX_FILTER_POINT             0
#define VX_TEX_FILTER_BILINEAR          1
#define VX_TEX_FILTER_BITS              1

#define VX_TEX_WRAP_CLAMP               0
#define VX_TEX_WRAP_REPEAT              1
#define VX_TEX_WRAP_MIRROR              2

#define VX_TEX_FORMAT_A8R8G8B8          0
#define VX_TEX_FORMAT_R5G6B5            1
#define VX_TEX_FORMAT_A1R5G5B5          2
#define VX_TEX_FORMAT_A4R4G4B4          3
#define VX_TEX_FORMAT_A8L8              4
#define VX_TEX_FORMAT_L8                5
#define VX_TEX_FORMAT_A8                6

#define VX_DCR_TEX_STATE_BEGIN          (VX_DCR_BASE_STATE_END)
#define VX_DCR_TEX_STAGE                (VX_DCR_TEX_STATE_BEGIN+0)
#define VX_DCR_TEX_ADDR                 (VX_DCR_TEX_STATE_BEGIN+1)
#define VX_DCR_TEX_LOGDIM               (VX_DCR_TEX_STATE_BEGIN+2)
#define VX_DCR_TEX_FORMAT               (VX_DCR_TEX_STATE_BEGIN+3)
#define VX_DCR_TEX_FILTER               (VX_DCR_TEX_STATE_BEGIN+4)
#define VX_DCR_TEX_WRAP                 (VX_DCR_TEX_STATE_BEGIN+5)
#define VX_DCR_TEX_MIPOFF(lod)          (VX_DCR_TEX_STATE_BEGIN+6+lod)
#define VX_DCR_TEX_STATE_END            (VX_DCR_TEX_MIPOFF(VX_TEX_LOD_MAX)+1)

#define VX_DCR_TEX_STATE(addr)          ((addr) - VX_DCR_TEX_STATE_BEGIN)
#define VX_DCR_TEX_STATE_COUNT          (VX_DCR_TEX_STATE_END-VX_DCR_TEX_STATE_BEGIN)

// Raster Units ///////////////////////////////////////////////////////////////

#define VX_RASTER_DIM_BITS              15
#define VX_RASTER_STRIDE_BITS           16
#define VX_RASTER_PID_BITS              16
#define VX_RASTER_TILECNT_BITS          (2 * (VX_RASTER_DIM_BITS - VX_RASTER_TILE_LOGSIZE) + 1)

#define VX_DCR_RASTER_STATE_BEGIN       VX_DCR_TEX_STATE_END
#define VX_DCR_RASTER_TBUF_ADDR         (VX_DCR_RASTER_STATE_BEGIN+0)
#define VX_DCR_RASTER_TILE_COUNT        (VX_DCR_RASTER_STATE_BEGIN+1)
#define VX_DCR_RASTER_PBUF_ADDR         (VX_DCR_RASTER_STATE_BEGIN+2)
#define VX_DCR_RASTER_PBUF_STRIDE       (VX_DCR_RASTER_STATE_BEGIN+3)
#define VX_DCR_RASTER_SCISSOR_X         (VX_DCR_RASTER_STATE_BEGIN+4)
#define VX_DCR_RASTER_SCISSOR_Y         (VX_DCR_RASTER_STATE_BEGIN+5)
#define VX_DCR_RASTER_STATE_END         (VX_DCR_RASTER_STATE_BEGIN+6)

#define VX_DCR_RASTER_STATE(addr)       ((addr) - VX_DCR_RASTER_STATE_BEGIN)
#define VX_DCR_RASTER_STATE_COUNT       (VX_DCR_RASTER_STATE_END-VX_DCR_RASTER_STATE_BEGIN)

// Render Output Units ////////////////////////////////////////////////////////

#define VX_ROP_DIM_BITS                 15

#define VX_ROP_PITCH_BITS               (VX_ROP_DIM_BITS + CLOG2(4) + 1)

#define VX_ROP_DEPTH_BITS               24 
#define VX_ROP_DEPTH_MASK               ((1 << VX_ROP_DEPTH_BITS) - 1)

#define VX_ROP_STENCIL_BITS             8
#define VX_ROP_STENCIL_MASK             ((1 << VX_ROP_STENCIL_BITS) - 1)

#define VX_ROP_DEPTH_FUNC_ALWAYS        0
#define VX_ROP_DEPTH_FUNC_NEVER         1
#define VX_ROP_DEPTH_FUNC_LESS          2
#define VX_ROP_DEPTH_FUNC_LEQUAL        3
#define VX_ROP_DEPTH_FUNC_EQUAL         4
#define VX_ROP_DEPTH_FUNC_GEQUAL        5
#define VX_ROP_DEPTH_FUNC_GREATER       6
#define VX_ROP_DEPTH_FUNC_NOTEQUAL      7
#define VX_ROP_DEPTH_FUNC_BITS          3

#define VX_ROP_STENCIL_OP_KEEP          0 
#define VX_ROP_STENCIL_OP_ZERO          1
#define VX_ROP_STENCIL_OP_REPLACE       2
#define VX_ROP_STENCIL_OP_INCR          3
#define VX_ROP_STENCIL_OP_DECR          4
#define VX_ROP_STENCIL_OP_INVERT        5
#define VX_ROP_STENCIL_OP_INCR_WRAP     6
#define VX_ROP_STENCIL_OP_DECR_WRAP     7
#define VX_ROP_STENCIL_OP_BITS          3

#define VX_ROP_BLEND_MODE_ADD           0
#define VX_ROP_BLEND_MODE_SUB           1
#define VX_ROP_BLEND_MODE_REV_SUB       2
#define VX_ROP_BLEND_MODE_MIN           3
#define VX_ROP_BLEND_MODE_MAX           4
#define VX_ROP_BLEND_MODE_LOGICOP       5
#define VX_ROP_BLEND_MODE_BITS          3

#define VX_ROP_BLEND_FUNC_ZERO          0 
#define VX_ROP_BLEND_FUNC_ONE           1
#define VX_ROP_BLEND_FUNC_SRC_RGB       2
#define VX_ROP_BLEND_FUNC_ONE_MINUS_SRC_RGB 3
#define VX_ROP_BLEND_FUNC_DST_RGB       4
#define VX_ROP_BLEND_FUNC_ONE_MINUS_DST_RGB 5
#define VX_ROP_BLEND_FUNC_SRC_A         6
#define VX_ROP_BLEND_FUNC_ONE_MINUS_SRC_A   7
#define VX_ROP_BLEND_FUNC_DST_A         8
#define VX_ROP_BLEND_FUNC_ONE_MINUS_DST_A   9
#define VX_ROP_BLEND_FUNC_CONST_RGB     10
#define VX_ROP_BLEND_FUNC_ONE_MINUS_CONST_RGB 11
#define VX_ROP_BLEND_FUNC_CONST_A       12
#define VX_ROP_BLEND_FUNC_ONE_MINUS_CONST_A 13
#define VX_ROP_BLEND_FUNC_ALPHA_SAT     14
#define VX_ROP_BLEND_FUNC_BITS          4

#define VX_ROP_LOGIC_OP_CLEAR           0
#define VX_ROP_LOGIC_OP_AND             1
#define VX_ROP_LOGIC_OP_AND_REVERSE     2
#define VX_ROP_LOGIC_OP_COPY            3
#define VX_ROP_LOGIC_OP_AND_INVERTED    4
#define VX_ROP_LOGIC_OP_NOOP            5
#define VX_ROP_LOGIC_OP_XOR             6
#define VX_ROP_LOGIC_OP_OR              7
#define VX_ROP_LOGIC_OP_NOR             8
#define VX_ROP_LOGIC_OP_EQUIV           9
#define VX_ROP_LOGIC_OP_INVERT          10
#define VX_ROP_LOGIC_OP_OR_REVERSE      11
#define VX_ROP_LOGIC_OP_COPY_INVERTED   12
#define VX_ROP_LOGIC_OP_OR_INVERTED     13
#define VX_ROP_LOGIC_OP_NAND            14
#define VX_ROP_LOGIC_OP_SET             15
#define VX_ROP_LOGIC_OP_BITS            4

#define VX_DCR_ROP_STATE_BEGIN          VX_DCR_RASTER_STATE_END
#define VX_DCR_ROP_CBUF_ADDR            (VX_DCR_ROP_STATE_BEGIN+0)
#define VX_DCR_ROP_CBUF_PITCH           (VX_DCR_ROP_STATE_BEGIN+1)
#define VX_DCR_ROP_CBUF_WRITEMASK       (VX_DCR_ROP_STATE_BEGIN+2)
#define VX_DCR_ROP_ZBUF_ADDR            (VX_DCR_ROP_STATE_BEGIN+3)
#define VX_DCR_ROP_ZBUF_PITCH           (VX_DCR_ROP_STATE_BEGIN+4)
#define VX_DCR_ROP_DEPTH_FUNC           (VX_DCR_ROP_STATE_BEGIN+5)
#define VX_DCR_ROP_DEPTH_WRITEMASK      (VX_DCR_ROP_STATE_BEGIN+6)
#define VX_DCR_ROP_STENCIL_FUNC         (VX_DCR_ROP_STATE_BEGIN+7)
#define VX_DCR_ROP_STENCIL_ZPASS        (VX_DCR_ROP_STATE_BEGIN+8)
#define VX_DCR_ROP_STENCIL_ZFAIL        (VX_DCR_ROP_STATE_BEGIN+9)
#define VX_DCR_ROP_STENCIL_FAIL         (VX_DCR_ROP_STATE_BEGIN+10)
#define VX_DCR_ROP_STENCIL_REF          (VX_DCR_ROP_STATE_BEGIN+11)
#define VX_DCR_ROP_STENCIL_MASK         (VX_DCR_ROP_STATE_BEGIN+12)
#define VX_DCR_ROP_STENCIL_WRITEMASK    (VX_DCR_ROP_STATE_BEGIN+13)
#define VX_DCR_ROP_BLEND_MODE           (VX_DCR_ROP_STATE_BEGIN+14)
#define VX_DCR_ROP_BLEND_FUNC           (VX_DCR_ROP_STATE_BEGIN+15)
#define VX_DCR_ROP_BLEND_CONST          (VX_DCR_ROP_STATE_BEGIN+16)
#define VX_DCR_ROP_LOGIC_OP             (VX_DCR_ROP_STATE_BEGIN+17)
#define VX_DCR_ROP_STATE_END            (VX_DCR_ROP_STATE_BEGIN+18)

#define VX_DCR_ROP_STATE(addr)          ((addr) - VX_DCR_ROP_STATE_BEGIN)
#define VX_DCR_ROP_STATE_COUNT          (VX_DCR_ROP_STATE_END-VX_DCR_ROP_STATE_BEGIN)

#endif // VX_TYPES_VH

