{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704733182783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704733182794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 17:59:42 2024 " "Processing started: Mon Jan 08 17:59:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704733182794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733182794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ppm_converter -c ppm_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off ppm_converter -c ppm_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733182794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704733183357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704733183357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_counter-behavior " "Found design unit 1: UD_counter-behavior" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190181 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_counter " "Found entity 1: UD_counter" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733190181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-behavior " "Found design unit 1: clk_generator-behavior" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190183 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733190183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulation_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulation_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulation_register-behavior " "Found design unit 1: accumulation_register-behavior" {  } { { "accumulation_register.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190185 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulation_register " "Found entity 1: accumulation_register" {  } { { "accumulation_register.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733190185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppm_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ppm_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ppm_converter-behavior " "Found design unit 1: ppm_converter-behavior" {  } { { "ppm_converter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190187 ""} { "Info" "ISGN_ENTITY_NAME" "1 ppm_converter " "Found entity 1: ppm_converter" {  } { { "ppm_converter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704733190187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733190187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ppm_converter " "Elaborating entity \"ppm_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704733190208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:freq_gen " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:freq_gen\"" {  } { { "ppm_converter.vhd" "freq_gen" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704733190210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_counter clk_generator:freq_gen\|UD_counter:counter " "Elaborating entity \"UD_counter\" for hierarchy \"clk_generator:freq_gen\|UD_counter:counter\"" {  } { { "../pwm_converter/clk_generator.vhd" "counter" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704733190211 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_VAL UD_counter.vhd(20) " "VHDL Process Statement warning at UD_counter.vhd(20): signal \"INIT_VAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704733190212 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulation_register accumulation_register:integ " "Elaborating entity \"accumulation_register\" for hierarchy \"accumulation_register:integ\"" {  } { { "ppm_converter.vhd" "integ" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704733190218 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704733190561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704733190562 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\]~1 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[3\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\]~5 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[2\]~5\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\]~9 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[1\]~9\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\]~13 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[0\]~13\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\]~17 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[6\]~17\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\]~21 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[7\]~21\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\] clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\]~_emulated clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\]~25 " "Register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\]\" is converted into an equivalent circuit using register \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\]~_emulated\" and latch \"clk_generator:freq_gen\|UD_counter:counter\|OVALUE\[8\]~25\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704733190562 "|ppm_converter|clk_generator:freq_gen|UD_counter:counter|OVALUE[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704733190562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704733190627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704733190768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704733191033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704733191033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704733191238 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704733191238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704733191238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704733191238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704733191251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 17:59:51 2024 " "Processing ended: Mon Jan 08 17:59:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704733191251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704733191251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704733191251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704733191251 ""}
