create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list adc_inst/adc1_fco_pll/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {adc_inst/adc_data[1][0]} {adc_inst/adc_data[1][1]} {adc_inst/adc_data[1][2]} {adc_inst/adc_data[1][3]} {adc_inst/adc_data[1][4]} {adc_inst/adc_data[1][5]} {adc_inst/adc_data[1][6]} {adc_inst/adc_data[1][7]} {adc_inst/adc_data[1][8]} {adc_inst/adc_data[1][9]} {adc_inst/adc_data[1][10]} {adc_inst/adc_data[1][11]} {adc_inst/adc_data[1][12]} {adc_inst/adc_data[1][13]} {adc_inst/adc_data[1][14]} {adc_inst/adc_data[1][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {adc_inst/adc_data[2][0]} {adc_inst/adc_data[2][1]} {adc_inst/adc_data[2][2]} {adc_inst/adc_data[2][3]} {adc_inst/adc_data[2][4]} {adc_inst/adc_data[2][5]} {adc_inst/adc_data[2][6]} {adc_inst/adc_data[2][7]} {adc_inst/adc_data[2][8]} {adc_inst/adc_data[2][9]} {adc_inst/adc_data[2][10]} {adc_inst/adc_data[2][11]} {adc_inst/adc_data[2][12]} {adc_inst/adc_data[2][13]} {adc_inst/adc_data[2][14]} {adc_inst/adc_data[2][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {adc_inst/adc_data[0][0]} {adc_inst/adc_data[0][1]} {adc_inst/adc_data[0][2]} {adc_inst/adc_data[0][3]} {adc_inst/adc_data[0][4]} {adc_inst/adc_data[0][5]} {adc_inst/adc_data[0][6]} {adc_inst/adc_data[0][7]} {adc_inst/adc_data[0][8]} {adc_inst/adc_data[0][9]} {adc_inst/adc_data[0][10]} {adc_inst/adc_data[0][11]} {adc_inst/adc_data[0][12]} {adc_inst/adc_data[0][13]} {adc_inst/adc_data[0][14]} {adc_inst/adc_data[0][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {adc_inst/adc_data[3][0]} {adc_inst/adc_data[3][1]} {adc_inst/adc_data[3][2]} {adc_inst/adc_data[3][3]} {adc_inst/adc_data[3][4]} {adc_inst/adc_data[3][5]} {adc_inst/adc_data[3][6]} {adc_inst/adc_data[3][7]} {adc_inst/adc_data[3][8]} {adc_inst/adc_data[3][9]} {adc_inst/adc_data[3][10]} {adc_inst/adc_data[3][11]} {adc_inst/adc_data[3][12]} {adc_inst/adc_data[3][13]} {adc_inst/adc_data[3][14]} {adc_inst/adc_data[3][15]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list system_i/zynq_ultra_ps_e_0/U0/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {pll_spi/data[0]} {pll_spi/data[1]} {pll_spi/data[2]} {pll_spi/data[3]} {pll_spi/data[4]} {pll_spi/data[5]} {pll_spi/data[6]} {pll_spi/data[7]} {pll_spi/data[8]} {pll_spi/data[9]} {pll_spi/data[10]} {pll_spi/data[11]} {pll_spi/data[12]} {pll_spi/data[13]} {pll_spi/data[14]} {pll_spi/data[15]} {pll_spi/data[16]} {pll_spi/data[17]} {pll_spi/data[18]} {pll_spi/data[19]} {pll_spi/data[20]} {pll_spi/data[21]} {pll_spi/data[22]} {pll_spi/data[23]} {pll_spi/data[24]} {pll_spi/data[25]} {pll_spi/data[26]} {pll_spi/data[27]} {pll_spi/data[28]} {pll_spi/data[29]} {pll_spi/data[30]} {pll_spi/data[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list pll_spi/csb]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list dsa_clk_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list dsa_latch_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list dsa_sdata_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list pll_spi/sclk]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list pll_spi/sdi]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list pll_spi/we]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list pll_spi/we_lat]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets dbg_OBUF[0]]
