---
title: Configuration Logic Block
aliases:
  - clb
tags:
  - calas
  - theory
  - digital_logic
draft: false
showHeadingAnchors: true
showTableOfContents: true
---
![](/images/The-Structure-of-CLB%201.png)

The architecture of FPGAs rely heavily on Configuration Logic Blocks (CLBs). When you look at it, it is essentially a matrix of these CLBs, wired together by the device's programmable interconnects.

It consists of [LUTs](/posts/luts/), FFs (D-flip flop) and a MUX. 

