Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 03:23:12 2025
| Host         : goeun-desktop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cnn_top_timing_summary_routed.rpt -pb cnn_top_timing_summary_routed.pb -rpx cnn_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cnn_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   84          inf        0.000                      0                   84           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 3.109ns (67.022%)  route 1.530ns (32.978%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  o_done_reg/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  o_done_reg/Q
                         net (fo=1, routed)           1.530     1.986    o_done_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.638 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     4.638    o_done
    V10                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[1].u_cnn_acc_ci/r_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]_0
    SLICE_X1Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]_0
    SLICE_X1Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[1]_0
    SLICE_X0Y8           FDCE                                         f  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/r_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            u_cnn_core/r_valid_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 1.075ns (33.854%)  route 2.099ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     2.033    u_cnn_core/reset_n_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.157 f  u_cnn_core/x_cnt[4]_i_2/O
                         net (fo=31, routed)          1.017     3.174    u_cnn_core/reset_n
    SLICE_X1Y8           FDCE                                         f  u_cnn_core/r_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg_n_0_[0]
    SLICE_X1Y8           FDCE                                         r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.752%)  route 0.136ns (45.248%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_reg/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_reg/Q
                         net (fo=4, routed)           0.136     0.300    u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/o_window_valid
    SLICE_X1Y8           FDCE                                         r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cnn_core/r_valid_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/Q
                         net (fo=2, routed)           0.093     0.257    u_cnn_core/w_ot_valid[0]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.302 r  u_cnn_core/gen_add_bias[0].r_add_bias_reg0/O
                         net (fo=1, routed)           0.000     0.302    u_cnn_core/p_0_in
    SLICE_X1Y8           FDCE                                         r  u_cnn_core/r_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.768%)  route 0.174ns (55.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/r_valid_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    w_core_valid
    SLICE_X2Y7           FDCE                                         r  x_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.768%)  route 0.174ns (55.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/r_valid_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    w_core_valid
    SLICE_X2Y7           FDCE                                         r  x_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.768%)  route 0.174ns (55.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/r_valid_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    w_core_valid
    SLICE_X2Y7           FDCE                                         r  x_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.768%)  route 0.174ns (55.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/r_valid_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    w_core_valid
    SLICE_X2Y7           FDCE                                         r  x_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/r_valid_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_cnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.768%)  route 0.174ns (55.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/r_valid_reg[0]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/r_valid_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    w_core_valid
    SLICE_X2Y7           FDCE                                         r  x_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/gen_ci_inst[2].u_cnn_acc_ci/gen_mul_inst[0].u_cnn_kernel/r_valid_reg[1]/Q
                         net (fo=6, routed)           0.152     0.293    u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/p_0_in
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.338 r  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid[1]_i_1_n_0
    SLICE_X0Y8           FDCE                                         r  u_cnn_core/gen_ci_inst[0].u_cnn_acc_ci/r_valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cnn_core/gen_line_buffer[0].u_line_buffer/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  u_cnn_core/gen_line_buffer[0].u_line_buffer/y_cnt_reg[3]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cnn_core/gen_line_buffer[0].u_line_buffer/y_cnt_reg[3]/Q
                         net (fo=4, routed)           0.162     0.303    u_cnn_core/gen_line_buffer[0].u_line_buffer/y_cnt[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_i_1/O
                         net (fo=1, routed)           0.000     0.348    u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid0
    SLICE_X0Y6           FDCE                                         r  u_cnn_core/gen_line_buffer[0].u_line_buffer/r_window_valid_reg/D
  -------------------------------------------------------------------    -------------------





