Library IEEE;
use IEEE.STD_Logic_11164.all;

entity ROM_16_8 is

	port( address: in std_logic_vector (4 downto 0);
			dataOut: out std_logic_vector (7 downto 0));
end ROM_16_8;

architecture proc of ROM_16_8 is

subtype palavra is std_logic_vector (7 downto 0);
type TROM is array (16 downto 0) of palavra;

constant memory: TROM  := ("0000", "0001","0010","0011","0100", "0101","0110","0111", "1000", "1001","1010","1011","1100", "1101","1110","1111")

begin

dataOut <= c_memory (to_integer(unsigned(address)));	

end proc