m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial
Ebinarydigit
Z1 w1648661434
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 14
R0
Z4 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
Z5 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
l0
L8 1
V9GGNKWiY70Q@UYNU886Q]0
!s100 fFP230Rg1V>^^WU1G9Xa[2
Z6 OV;C;2020.1;71
33
Z7 !s110 1648817873
!i10b 1
Z8 !s108 1648817873.000000
Z9 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
Z10 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
!i113 1
Z11 o-quiet -2008 -work lib
Z12 tExplicit 1 CvgOpt 0
Aarch
R2
R3
DEx4 work 11 binarydigit 0 22 9GGNKWiY70Q@UYNU886Q]0
!i122 14
l39
L17 25
VaBUhE94Xf@RL1KZCfZz?c3
!s100 o;z1V]Hg60G:caCoL>2;^3
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ecomparador16
R1
R2
R3
!i122 17
R0
Z13 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z14 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
l0
L8 1
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R6
33
R7
!i10b 1
R8
Z15 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z16 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
!i122 17
l22
L16 15
VKP6DUe<<>o;PDAFS7en<Z0
!s100 f`P<`O1k9PRE7SahIe1o81
R6
33
R7
!i10b 1
R8
R15
R16
!i113 1
R11
R12
Ecounterdown
R1
R2
R3
!i122 2
R0
Z17 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
Z18 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
l0
L7 1
VT^dVPIaBo[k8Ee;^=O>X_0
!s100 _8<`0C=R7;jA<QoiQjAa90
R6
33
R7
!i10b 1
R8
Z19 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
Z20 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 11 counterdown 0 22 T^dVPIaBo[k8Ee;^=O>X_0
!i122 2
l16
L14 5
V02^bbbbS=2SGDiYYB^N:e3
!s100 @SFL?;NULn5ESS@mHg@?P1
R6
33
R7
!i10b 1
R8
R19
R20
!i113 1
R11
R12
Eflipflopd
R1
R2
R3
!i122 13
R0
Z21 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
Z22 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
l0
L8 1
Vb>0d0SFJ7I_bZn7^0fNI20
!s100 dO0M_NbMc7lj3o=60[LCQ0
R6
33
R7
!i10b 1
R8
Z23 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
Z24 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 b>0d0SFJ7I_bZn7^0fNI20
!i122 13
l20
L18 13
VeoG4BUfVY4AO<2iL:eHgG2
!s100 LEXEK@::C2`OjoNkRZNIO2
R6
33
R7
!i10b 1
R8
R23
R24
!i113 1
R11
R12
Eflipflopjk
R1
R2
R3
!i122 1
R0
Z25 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
Z26 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
l0
L7 1
VATD6G@DdVN]g0cVP0=KJ;3
!s100 V3HK<EU]?VL1Yo?Le0:dM3
R6
33
R7
!i10b 1
R8
Z27 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
Z28 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 flipflopjk 0 22 ATD6G@DdVN]g0cVP0=KJ;3
!i122 1
l19
L17 5
VTKhR<h<kE6kV`Z;:JUPhe3
!s100 oM>3df^WgY`HI3lZRjKod2
R6
33
R7
!i10b 1
R8
R27
R28
!i113 1
R11
R12
Eflipflopt
R1
R2
R3
!i122 0
R0
Z29 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
Z30 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
l0
L7 1
V`AO^=_N27FFNd[eG_VQ463
!s100 B;=;MIR8d83KKWnMTIYh02
R6
33
R7
!i10b 1
R8
Z31 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
Z32 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 flipflopt 0 22 `AO^=_N27FFNd[eG_VQ463
!i122 0
l18
L16 5
V>MWg^oTX86;465BB87Nie2
!s100 b6d><9mh4Oa[haG@4D=T`3
R6
33
R7
!i10b 1
R8
R31
R32
!i113 1
R11
R12
Einversor16
R1
R2
R3
!i122 16
R0
Z33 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
Z34 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
l0
L8 1
VW^:D6`B8[IzIadVza9D2:0
!s100 =W=b0TNN[UJP`F^?D>Yg?0
R6
33
R7
!i10b 1
R8
Z35 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z36 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 10 inversor16 0 22 W^:D6`B8[IzIadVza9D2:0
!i122 16
l21
L16 10
Vjc;aKzSf=Z6iJFkA]KN503
!s100 2ERYS4Dllah5lk3jC0?F[2
R6
33
R7
!i10b 1
R8
R35
R36
!i113 1
R11
R12
Epc
R1
Z37 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 12
R0
Z38 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/PC.vhd
Z39 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/PC.vhd
l0
L16 1
VzaQSMhREHbJK:GJ=aSh4H2
!s100 [X=gb6SiLihcOc_HL>:i<2
R6
33
R7
!i10b 1
R8
Z40 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/PC.vhd|
Z41 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/PC.vhd|
!i113 1
R11
R12
Aarch
R37
R2
R3
DEx4 work 2 pc 0 22 zaQSMhREHbJK:GJ=aSh4H2
!i122 12
l47
L27 24
VD5T?j^TV]A[28?TiG`EAQ2
!s100 o9_^J3dKk0CIl^RXaJdSD3
R6
33
R7
!i10b 1
R8
R40
R41
!i113 1
R11
R12
Eram4k
R1
R2
R3
!i122 11
R0
Z42 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram4K.vhd
Z43 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram4K.vhd
l0
L8 1
Vz8dhdjLKA6AlXRDQnUY4b0
!s100 ESk?XNEfJCWi[LAlUVY:i3
R6
33
R7
!i10b 1
R8
Z44 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
Z45 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 z8dhdjLKA6AlXRDQnUY4b0
!i122 11
l61
Z46 L18 47
VSh[@BglPK72h9gXIB`o^90
!s100 kd?>a7=a5B6`QIlTL<6Di0
R6
33
R7
!i10b 1
R8
R44
R45
!i113 1
R11
R12
Eram512
R1
R2
R3
!i122 10
R0
Z47 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram512.vhd
Z48 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram512.vhd
l0
L8 1
V8[<08i[R4ikhzV`Li1VTh1
!s100 1@Ji=O6R2bCM?3<4JVEVe1
R6
33
R7
!i10b 1
R8
Z49 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram512.vhd|
Z50 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram512.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 6 ram512 0 22 8[<08i[R4ikhzV`Li1VTh1
!i122 10
l61
R46
Vhk_k7>:kZ@:VOD`<D5P5@3
!s100 z22T`J6H?E><^NJ>Bi?df1
R6
33
R7
!i10b 1
R8
R49
R50
!i113 1
R11
R12
Eram64
R1
R2
R3
!i122 9
R0
Z51 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram64.vhd
Z52 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram64.vhd
l0
L8 1
VHRL`C4[eJ50a:k2gb[ecM2
!s100 gg_:9eMG?gXI@fHk9bKn=3
R6
33
R7
!i10b 1
R8
Z53 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram64.vhd|
Z54 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram64 0 22 HRL`C4[eJ50a:k2gb[ecM2
!i122 9
l61
R46
VHD`Pk83jE5m;:`WEO[JV11
!s100 EXo[@o=MmjB[7QJ?cW27K1
R6
33
R7
!i10b 1
R8
R53
R54
!i113 1
R11
R12
Eram8
R1
R2
R3
!i122 8
R0
Z55 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram8.vhd
Z56 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram8.vhd
l0
L8 1
VVj4LCZ8Lb8=jZ@YcZTX@g2
!s100 R5mZ`al9n>P1>n^5Jl6z_1
R6
33
R7
!i10b 1
R8
Z57 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram8.vhd|
Z58 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Ram8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 4 ram8 0 22 Vj4LCZ8Lb8=jZ@YcZTX@g2
!i122 8
l60
L18 46
Vf:1Kb7h_Wl6UHPK4z1_Fz0
!s100 [5@gV:SLaghfjfKZ[l]BD0
R6
33
R7
!i10b 1
R8
R57
R58
!i113 1
R11
R12
Eregister16
R1
R2
R3
!i122 7
R0
Z59 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register16.vhd
Z60 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register16.vhd
l0
L8 1
VLBR;A=e>>e_QSBKCXWa5d3
!s100 n^CUeJ^:id2hXcoBoB>TS3
R6
33
R7
!i10b 1
R8
Z61 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register16.vhd|
Z62 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register16 0 22 LBR;A=e>>e_QSBKCXWa5d3
!i122 7
l28
Z63 L17 15
Vj0D]bK7X96N_A^^];hcl=1
!s100 YnFM]HZCl7OTF60hcb0Y41
R6
33
R7
!i10b 1
R8
R61
R62
!i113 1
R11
R12
Eregister32
R1
R2
R3
!i122 6
R0
Z64 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register32.vhd
Z65 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register32.vhd
l0
L8 1
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R6
33
R7
!i10b 1
R8
Z66 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register32.vhd|
Z67 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register32.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
!i122 6
l28
R63
V]3P?FSXNh>CVl8]SYkW9`1
!s100 aTL;jbJ3PazM1NWBhhD_g3
R6
33
R7
!i10b 1
R8
R66
R67
!i113 1
R11
R12
Eregister64
R1
R2
R3
!i122 5
R0
Z68 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register64.vhd
Z69 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register64.vhd
l0
L8 1
V;LzQ2fOcY6f?Oc68WJCXG2
!s100 LCbS]1neA;d2ePolK?XW]3
R6
33
R7
!i10b 1
R8
Z70 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register64.vhd|
Z71 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register64 0 22 ;LzQ2fOcY6f?Oc68WJCXG2
!i122 5
l28
L17 14
VHkA^2Z3?mIB4GnVQcCiOY3
!s100 c9EJ1e>]RZ`Ehme2lkE5n3
R6
33
R7
!i10b 1
R8
R70
R71
!i113 1
R11
R12
Eregister8
R1
R2
R3
!i122 4
R0
Z72 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register8.vhd
Z73 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register8.vhd
l0
L8 1
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R6
33
R7
!i10b 1
R8
Z74 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register8.vhd|
Z75 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/src/Register8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
!i122 4
l28
R63
VkfB5Gz3894K=P03aMO]MM0
!s100 NMTFBP[;Maoz:;oX_Dhd71
R6
33
R7
!i10b 1
R8
R74
R75
!i113 1
R11
R12
Etoplevel
R1
R37
R2
R3
!i122 19
R0
Z76 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd
Z77 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd
l0
L19 1
V]eWF?0KXAmW1gZIjLVX9Q1
!s100 zEV@3?OdaPLVI0=kFg:0W0
R6
33
Z78 !s110 1648817874
!i10b 1
Z79 !s108 1648817874.000000
Z80 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd|
!s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd|
!i113 1
R11
R12
Artl
R37
R2
R3
DEx4 work 8 toplevel 0 22 ]eWF?0KXAmW1gZIjLVX9Q1
!i122 19
l75
L33 84
VSDLN3NBmQo<Mh`B:OX30Q1
!s100 ZR1SnAG6@;zYI0lf9PV_B1
R6
33
R78
!i10b 1
R79
R80
Z81 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/TopLevel.vhd|
!i113 1
R11
R12
Exor16
R1
R2
R3
!i122 18
R0
Z82 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd
Z83 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd
l0
L4 1
VA]7md7CkCV:6DLO:cU_L`2
!s100 840[oPle3VWd[bU@9?bOC1
R6
33
R78
!i10b 1
R8
Z84 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd|
Z85 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Xor16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 xor16 0 22 A]7md7CkCV:6DLO:cU_L`2
!i122 18
l12
L11 4
V3D6ST97<Y9OZ7TnCXOOGO3
!s100 dGjfi39C7WHk`XI@oRPX_2
R6
33
R78
!i10b 1
R8
R84
R85
!i113 1
R11
R12
Ezerador16
R1
R2
R3
!i122 15
R0
Z86 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z87 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
l0
L8 1
VnHjHn^^b>WhfhGLTYS^N30
!s100 GFgmn:R<h:[ci`T3hP7g?0
R6
33
R7
!i10b 1
R8
Z88 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z89 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 15
l21
L16 11
Ve;bkE^SeR]Q_0a[BV<VAV0
!s100 ^j0S7:cE5`h:e<8N@d79S2
R6
33
R7
!i10b 1
R8
R88
R89
!i113 1
R11
R12
