<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3Assignment2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Bit20CLAAdder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Bit20CLAAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Bit20CLAAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Bit20CLAAdder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Bit20CLAAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Bit20CLAAdder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Bit20CLAAdder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Bit20CLAAdder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Bit20CLAAdder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Bit20CLAAdder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bit20CLAAdder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Bit20CLAAdder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Bit20CLAAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Bit20CLAAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Bit20CLAAdder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Bit20CLAAdder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Bit20CLAAdder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Bit20CLAAdder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Bit20CLAAdder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Bit20CLAAdder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Bit20CLAAdder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Bit20CLAAdder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Bit20CLAAdder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Bit20CLAAdder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bit20CLAAdder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bit20CLAAdder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Bit20CLAAdder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Bit20CLAAdder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bit20CLAAdder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Bit20CLAAdder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Bit20CLAAdder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Bit20CLAAdder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bit20CLAAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bit20CLATest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Bit20CLATest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Bit20CLATest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608067999" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1608067999">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068230" xil_pn:in_ck="-6935633705878583002" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608068230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.v"/>
      <outfile xil_pn:name="Bit20CLATest.v"/>
      <outfile xil_pn:name="Bit5CLAAdder.v"/>
      <outfile xil_pn:name="Bit5CLAAdderL.v"/>
    </transform>
    <transform xil_pn:end_ts="1608067999" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6419489201776223320" xil_pn:start_ts="1608067999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608067999" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3905434741279940074" xil_pn:start_ts="1608067999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608067999" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1701284927171471208" xil_pn:start_ts="1608067999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068230" xil_pn:in_ck="-6935633705878583002" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608068230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.v"/>
      <outfile xil_pn:name="Bit20CLATest.v"/>
      <outfile xil_pn:name="Bit5CLAAdder.v"/>
      <outfile xil_pn:name="Bit5CLAAdderL.v"/>
    </transform>
    <transform xil_pn:end_ts="1608068233" xil_pn:in_ck="-6935633705878583002" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7734673809000665999" xil_pn:start_ts="1608068230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bit20CLATest_beh.prj"/>
      <outfile xil_pn:name="Bit20CLATest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608068233" xil_pn:in_ck="-2974407703442921088" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3802941671270853484" xil_pn:start_ts="1608068233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bit20CLATest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4282887074579294026" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1701284927171471208" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6151988454315166008" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068349" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3861028453897206450" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068356" xil_pn:in_ck="4002830576932281297" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3057402938451590737" xil_pn:start_ts="1608068349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bit20CLAAdder.lso"/>
      <outfile xil_pn:name="Bit20CLAAdder.ngc"/>
      <outfile xil_pn:name="Bit20CLAAdder.ngr"/>
      <outfile xil_pn:name="Bit20CLAAdder.prj"/>
      <outfile xil_pn:name="Bit20CLAAdder.stx"/>
      <outfile xil_pn:name="Bit20CLAAdder.syr"/>
      <outfile xil_pn:name="Bit20CLAAdder.xst"/>
      <outfile xil_pn:name="Bit20CLAAdder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1608068360" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3476471266522080397" xil_pn:start_ts="1608068360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608068365" xil_pn:in_ck="-748094566264189897" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2473780185672726901" xil_pn:start_ts="1608068360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.bld"/>
      <outfile xil_pn:name="Bit20CLAAdder.ngd"/>
      <outfile xil_pn:name="Bit20CLAAdder_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1608068368" xil_pn:in_ck="-748094566264189896" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7557559725430926307" xil_pn:start_ts="1608068365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.pcf"/>
      <outfile xil_pn:name="Bit20CLAAdder_map.map"/>
      <outfile xil_pn:name="Bit20CLAAdder_map.mrp"/>
      <outfile xil_pn:name="Bit20CLAAdder_map.ncd"/>
      <outfile xil_pn:name="Bit20CLAAdder_map.ngm"/>
      <outfile xil_pn:name="Bit20CLAAdder_map.xrpt"/>
      <outfile xil_pn:name="Bit20CLAAdder_summary.xml"/>
      <outfile xil_pn:name="Bit20CLAAdder_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1608068376" xil_pn:in_ck="-3346635520376801455" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1608068368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.ncd"/>
      <outfile xil_pn:name="Bit20CLAAdder.pad"/>
      <outfile xil_pn:name="Bit20CLAAdder.par"/>
      <outfile xil_pn:name="Bit20CLAAdder.ptwx"/>
      <outfile xil_pn:name="Bit20CLAAdder.unroutes"/>
      <outfile xil_pn:name="Bit20CLAAdder.xpi"/>
      <outfile xil_pn:name="Bit20CLAAdder_pad.csv"/>
      <outfile xil_pn:name="Bit20CLAAdder_pad.txt"/>
      <outfile xil_pn:name="Bit20CLAAdder_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1608068376" xil_pn:in_ck="-748094566264190028" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1608068373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bit20CLAAdder.twr"/>
      <outfile xil_pn:name="Bit20CLAAdder.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
