#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 09:49:39 2022
# Process ID: 3145
# Current directory: /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/MVM_opcion7_super_mejorada/xsim_script.tcl}
# Log file: /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/xsim.log
# Journal file: /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/MVM_opcion7_super_mejorada/xsim_script.tcl
open_wave_config MVM_opcion7_super_mejorada_dataflow_ana.wcfg
source MVM_opcion7_super_mejorada.tcl
