Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 14 15:47:24 2024
| Host         : DESKTOP-OH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file complete_control_sets_placed.rpt
| Design       : complete
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           25 |
| No           | No                    | Yes                    |             169 |           75 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |             225 |           77 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | btn0/ed_clk/ff_old_reg_0             | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | timer/btn0/ed_btn/ff_old_reg_2[0]    | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | timer/btn0/ed_btn/ff_old_reg_1[0]    | reset_p_IBUF     |                2 |              4 |
|  clk_IBUF_BUFG | timer/counter_min/ed_clk/E[0]        | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | timer/counter_sec/ed_clk/E[0]        | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | timer/fnd/rc/E[0]                    |                  |                3 |              4 |
|  clk_IBUF_BUFG | dht11/fnd/rc/E[0]                    |                  |                3 |              4 |
|  clk_IBUF_BUFG | dht11/fnd/rc/ed/E[0]                 | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | fan/ed/E[0]                          | reset_p_IBUF     |                2 |              6 |
|  clk_IBUF_BUFG | dht11/dht11/ed/state_reg[5][0]       | reset_p_IBUF     |                2 |              6 |
|  clk_IBUF_BUFG | timer/btn0/ed_clk/E[0]               | reset_p_IBUF     |                5 |              7 |
| ~clk_IBUF_BUFG | fan/pwm_gen[0].pwm_inst/ed/E[0]      | reset_p_IBUF     |                2 |              7 |
|  clk_IBUF_BUFG | fan/btn1/ed_btn/E[0]                 | reset_p_IBUF     |                3 |              8 |
| ~clk_IBUF_BUFG | timer/usec_clk/ed/ff_old_reg_0[0]    | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | timer/msec_clk/ed/E[0]               | reset_p_IBUF     |                3 |             10 |
|  clk_IBUF_BUFG | timer/led_reg[15]_i_1_n_0            | reset_p_IBUF     |               12 |             16 |
|  clk_IBUF_BUFG | dht11/dht11/ed/E[0]                  |                  |                5 |             16 |
| ~clk_IBUF_BUFG | dht11/dht11/usec_clk/ed/ff_cur_reg_5 | reset_p_IBUF     |                6 |             22 |
|  clk_IBUF_BUFG | fan/btn2/ed_btn/E[0]                 | reset_p_IBUF     |                7 |             32 |
| ~clk_IBUF_BUFG | fan/pwm_motor/ed/clk_freqXstep_nedge | reset_p_IBUF     |                8 |             32 |
|  clk_IBUF_BUFG | dht11/dht11/read_state[1]_i_1_n_0    | reset_p_IBUF     |               17 |             48 |
|  clk_IBUF_BUFG |                                      | reset_p_IBUF     |               35 |             63 |
|  clk_IBUF_BUFG |                                      |                  |               25 |             74 |
| ~clk_IBUF_BUFG |                                      | reset_p_IBUF     |               40 |            106 |
+----------------+--------------------------------------+------------------+------------------+----------------+


