ARM GAS  /tmp/cctT204r.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB158:
  26              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c **** 	******************************************************************************
   4:../../CM7/Core/Src/main.c **** 	* @file           : main.c
   5:../../CM7/Core/Src/main.c **** 	* @brief          : Main program body
   6:../../CM7/Core/Src/main.c **** 	******************************************************************************
   7:../../CM7/Core/Src/main.c **** 	* @attention
   8:../../CM7/Core/Src/main.c **** 	*
   9:../../CM7/Core/Src/main.c **** 	* Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c **** 	* All rights reserved.
  11:../../CM7/Core/Src/main.c **** 	*
  12:../../CM7/Core/Src/main.c **** 	* This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c **** 	* in the root directory of this software component.
  14:../../CM7/Core/Src/main.c **** 	* If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c **** 	*
  16:../../CM7/Core/Src/main.c **** 	******************************************************************************
  17:../../CM7/Core/Src/main.c **** 	*/
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** 
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cctT204r.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:../../CM7/Core/Src/main.c **** 
  44:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** 
  53:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  57:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  59:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:../../CM7/Core/Src/main.c **** 
  61:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  62:../../CM7/Core/Src/main.c **** 
  63:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** 
  67:../../CM7/Core/Src/main.c **** //================================================
  68:../../CM7/Core/Src/main.c **** // rust wrapper
  69:../../CM7/Core/Src/main.c **** //==============
  70:../../CM7/Core/Src/main.c **** 
  71:../../CM7/Core/Src/main.c **** typedef struct CArray {
  72:../../CM7/Core/Src/main.c **** 	size_t size;
  73:../../CM7/Core/Src/main.c **** 	void* array;
  74:../../CM7/Core/Src/main.c **** } CArray;
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** typedef struct Vector2 {
  77:../../CM7/Core/Src/main.c **** 	float x;
  78:../../CM7/Core/Src/main.c **** 	float y;
  79:../../CM7/Core/Src/main.c **** } Vector2;
  80:../../CM7/Core/Src/main.c **** 
  81:../../CM7/Core/Src/main.c **** 
  82:../../CM7/Core/Src/main.c **** void threshold ( size_t imageAddress, uint32_t size_x, uint32_t size_y);
  83:../../CM7/Core/Src/main.c **** size_t blob    ( size_t imageAddress, size_t size_x, size_t size_y );
  84:../../CM7/Core/Src/main.c **** void project   ( size_t size_x, size_t size_y);
  85:../../CM7/Core/Src/main.c **** size_t track     ( size_t allowed_failures );
  86:../../CM7/Core/Src/main.c **** void vote      ( );
  87:../../CM7/Core/Src/main.c **** void get_vote  ( uint8_t* vote );
  88:../../CM7/Core/Src/main.c **** 
  89:../../CM7/Core/Src/main.c **** void set_pixel ( size_t address, size_t size_x, size_t size_y, size_t pos_x, size_t pos_y, uint8_t 
ARM GAS  /tmp/cctT204r.s 			page 3


  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c **** 
  92:../../CM7/Core/Src/main.c **** Vector2 get_blob( size_t index );
  93:../../CM7/Core/Src/main.c **** 
  94:../../CM7/Core/Src/main.c **** void print_string( uint8_t* text, uint32_t size )
  95:../../CM7/Core/Src/main.c **** {
  96:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
  97:../../CM7/Core/Src/main.c **** }
  98:../../CM7/Core/Src/main.c **** 
  99:../../CM7/Core/Src/main.c **** //=================================================
 100:../../CM7/Core/Src/main.c **** 
 101:../../CM7/Core/Src/main.c **** 
 102:../../CM7/Core/Src/main.c **** const uint8_t SEND_SET = 'S';
 103:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET = 'G';
 104:../../CM7/Core/Src/main.c **** const uint8_t SEND_ACK = 'A';
 105:../../CM7/Core/Src/main.c **** const uint8_t SEND_ERR = 'E';
 106:../../CM7/Core/Src/main.c **** const uint8_t SEND_HANDSHAKE = 'H';
 107:../../CM7/Core/Src/main.c **** const uint8_t SEND_RUN = 'R';
 108:../../CM7/Core/Src/main.c **** 
 109:../../CM7/Core/Src/main.c **** const uint8_t SEND_THRESH          = 'a';
 110:../../CM7/Core/Src/main.c **** 
 111:../../CM7/Core/Src/main.c **** const uint8_t SEND_BLOB            = 'e';
 112:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET_STAR        = 'f';
 113:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET_VOTE = 'g';
 114:../../CM7/Core/Src/main.c **** 
 115:../../CM7/Core/Src/main.c **** 
 116:../../CM7/Core/Src/main.c **** // RAM    : ORIGIN = 0x20000000, LENGTH = 128K
 117:../../CM7/Core/Src/main.c **** 
 118:../../CM7/Core/Src/main.c **** // /* AXISRAM */
 119:../../CM7/Core/Src/main.c **** // AXISRAM : ORIGIN = 0x24000000, LENGTH = 512K
 120:../../CM7/Core/Src/main.c **** 
 121:../../CM7/Core/Src/main.c **** // /* SRAM */
 122:../../CM7/Core/Src/main.c **** // SRAM1 : ORIGIN = 0x30000000, LENGTH = 128K
 123:../../CM7/Core/Src/main.c **** // SRAM2 : ORIGIN = 0x30020000, LENGTH = 128K
 124:../../CM7/Core/Src/main.c **** // SRAM3 : ORIGIN = 0x30040000, LENGTH = 32K
 125:../../CM7/Core/Src/main.c **** // SRAM4 : ORIGIN = 0x38000000, LENGTH = 64K
 126:../../CM7/Core/Src/main.c **** const uintptr_t AXIS_RAM_START  = 0x24000000;
 127:../../CM7/Core/Src/main.c **** const size_t    AXIS_IMAGE_SIZE = 808 * 608 / 4;  
 128:../../CM7/Core/Src/main.c **** volatile uint32_t* image = (uint32_t*)AXIS_RAM_START; // The 8 bit image stored as a continuous set
 129:../../CM7/Core/Src/main.c **** 
 130:../../CM7/Core/Src/main.c **** 
 131:../../CM7/Core/Src/main.c **** void reset_leds ( )
 132:../../CM7/Core/Src/main.c **** {
 133:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 134:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 135:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);	
 136:../../CM7/Core/Src/main.c **** }
 137:../../CM7/Core/Src/main.c **** 
 138:../../CM7/Core/Src/main.c **** 
 139:../../CM7/Core/Src/main.c **** void handshake ( )
 140:../../CM7/Core/Src/main.c **** {
 141:../../CM7/Core/Src/main.c **** 	reset_leds();
 142:../../CM7/Core/Src/main.c **** 	uint8_t buffer[1];
 143:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 144:../../CM7/Core/Src/main.c **** 	do
 145:../../CM7/Core/Src/main.c **** 	{
 146:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, buffer, 1, 100);
ARM GAS  /tmp/cctT204r.s 			page 4


 147:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 148:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 149:../../CM7/Core/Src/main.c **** 		HAL_Delay(100); // blinky light.
 150:../../CM7/Core/Src/main.c **** 	} while ( buffer[0] != SEND_HANDSHAKE || status != HAL_OK );
 151:../../CM7/Core/Src/main.c **** 
 152:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, buffer, sizeof(buffer), 100);
 153:../../CM7/Core/Src/main.c **** }
 154:../../CM7/Core/Src/main.c **** 
 155:../../CM7/Core/Src/main.c **** 
 156:../../CM7/Core/Src/main.c **** void set_address ( )
 157:../../CM7/Core/Src/main.c **** {
 158:../../CM7/Core/Src/main.c **** 	reset_leds();
 159:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[1];      // Status Code.
 160:../../CM7/Core/Src/main.c **** 	uint8_t set_buffer[4+4];   // 32bit address 32bit size.
 161:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 162:../../CM7/Core/Src/main.c **** 
 163:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 164:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, set_buffer, sizeof(set_buffer), 500);
 165:../../CM7/Core/Src/main.c **** 	
 166:../../CM7/Core/Src/main.c **** 	if ( status == HAL_OK )
 167:../../CM7/Core/Src/main.c **** 	{
 168:../../CM7/Core/Src/main.c **** 		uint32_t location = 
 169:../../CM7/Core/Src/main.c **** 			set_buffer[3] << (3*8) | 
 170:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 171:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 172:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 173:../../CM7/Core/Src/main.c **** 
 174:../../CM7/Core/Src/main.c **** 		image[location] = 
 175:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 176:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 177:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 178:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 179:../../CM7/Core/Src/main.c **** 
 180:../../CM7/Core/Src/main.c **** 		send_buffer[0] = SEND_ACK; // acknowledge
 181:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 182:../../CM7/Core/Src/main.c **** 	}
 183:../../CM7/Core/Src/main.c **** 	else
 184:../../CM7/Core/Src/main.c **** 	{
 185:../../CM7/Core/Src/main.c **** 		send_buffer[0] = (uint8_t)SEND_ERR; // negative acknowledge
 186:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 187:../../CM7/Core/Src/main.c **** 	}
 188:../../CM7/Core/Src/main.c **** }
 189:../../CM7/Core/Src/main.c **** 
 190:../../CM7/Core/Src/main.c **** 
 191:../../CM7/Core/Src/main.c **** int firstAddress = 1;
 192:../../CM7/Core/Src/main.c **** void get_address ( )
 193:../../CM7/Core/Src/main.c **** {
 194:../../CM7/Core/Src/main.c **** 	reset_leds();
 195:../../CM7/Core/Src/main.c **** 	uint8_t receive_buffer[4];   // memory location
 196:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[4];      // value
 197:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 198:../../CM7/Core/Src/main.c **** 
 199:../../CM7/Core/Src/main.c **** 	// if ( firstAddress )
 200:../../CM7/Core/Src/main.c **** 	// {
 201:../../CM7/Core/Src/main.c **** 		// set_pixel(AXIS_RAM_START, )
 202:../../CM7/Core/Src/main.c **** 		// firstAddress = 0;
 203:../../CM7/Core/Src/main.c **** 	// }
ARM GAS  /tmp/cctT204r.s 			page 5


 204:../../CM7/Core/Src/main.c **** 
 205:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 206:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, receive_buffer, sizeof(receive_buffer), 500);
 207:../../CM7/Core/Src/main.c **** 	
 208:../../CM7/Core/Src/main.c **** 	if ( status == HAL_OK )
 209:../../CM7/Core/Src/main.c **** 	{
 210:../../CM7/Core/Src/main.c **** 		uint32_t location =		
 211:../../CM7/Core/Src/main.c **** 				receive_buffer[3] << (3*8) | 
 212:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 214:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 215:../../CM7/Core/Src/main.c **** 
 216:../../CM7/Core/Src/main.c **** 		send_buffer[0] =  image[location]           & (255);
 217:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 218:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 219:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 220:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 221:../../CM7/Core/Src/main.c **** 	}
 222:../../CM7/Core/Src/main.c **** }
 223:../../CM7/Core/Src/main.c **** 
 224:../../CM7/Core/Src/main.c **** void perform_threshold ( )
 225:../../CM7/Core/Src/main.c **** {
 226:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // Green
 227:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);  // Yellow
 228:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Red
 229:../../CM7/Core/Src/main.c **** 	threshold(AXIS_RAM_START, 808, 608); 
 230:../../CM7/Core/Src/main.c **** 
 231:../../CM7/Core/Src/main.c **** 	// uint8_t send_buffer[3] = {'T', '\n', '\r'};
 232:../../CM7/Core/Src/main.c **** 	// HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 233:../../CM7/Core/Src/main.c **** }
 234:../../CM7/Core/Src/main.c **** 
 235:../../CM7/Core/Src/main.c **** void perform_blob ( )
 236:../../CM7/Core/Src/main.c **** {
 237:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);   // Green
 238:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);     // Yellow
 239:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  // Red
 240:../../CM7/Core/Src/main.c **** 	size_t found = blob(AXIS_RAM_START, 808, 608); 
 241:../../CM7/Core/Src/main.c **** 
 242:../../CM7/Core/Src/main.c **** 	// uint8_t send_buffer[3] = {'B', '\n', '\r'};
 243:../../CM7/Core/Src/main.c **** 	// HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 244:../../CM7/Core/Src/main.c **** }   
 245:../../CM7/Core/Src/main.c **** 
 246:../../CM7/Core/Src/main.c **** void perform_project ( )
 247:../../CM7/Core/Src/main.c **** { 
 248:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // Green
 249:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 250:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 251:../../CM7/Core/Src/main.c **** 	project(808, 608);
 252:../../CM7/Core/Src/main.c **** 	
 253:../../CM7/Core/Src/main.c **** 	// uint8_t send_buffer[3] = {'P', '\n', '\r'};
 254:../../CM7/Core/Src/main.c **** 	// HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 255:../../CM7/Core/Src/main.c **** }
 256:../../CM7/Core/Src/main.c **** 
 257:../../CM7/Core/Src/main.c **** void perform_track ( )
 258:../../CM7/Core/Src/main.c **** {
 259:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 260:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
ARM GAS  /tmp/cctT204r.s 			page 6


 261:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 262:../../CM7/Core/Src/main.c **** 	size_t found = track(5);
 263:../../CM7/Core/Src/main.c **** 	
 264:../../CM7/Core/Src/main.c **** 	// uint8_t send_buffer[4] = {'T', '\n', '\r'};
 265:../../CM7/Core/Src/main.c **** 	// HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 266:../../CM7/Core/Src/main.c **** }
 267:../../CM7/Core/Src/main.c **** 
 268:../../CM7/Core/Src/main.c **** void perform_vote ( )
 269:../../CM7/Core/Src/main.c **** {
 270:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 271:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);   // Yellow
 272:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 273:../../CM7/Core/Src/main.c **** 	vote();
 274:../../CM7/Core/Src/main.c **** 	
 275:../../CM7/Core/Src/main.c **** 	// uint8_t send_buffer[2] = {'V', '\n', '\r'};
 276:../../CM7/Core/Src/main.c **** 	// HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 277:../../CM7/Core/Src/main.c **** }
 278:../../CM7/Core/Src/main.c **** 
 279:../../CM7/Core/Src/main.c **** void perform_get_vote ( )
 280:../../CM7/Core/Src/main.c **** {
 281:../../CM7/Core/Src/main.c **** 	uint8_t vote[4]; // ra: __.__, dec __.__
 282:../../CM7/Core/Src/main.c **** 	get_vote(&vote);
 283:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, vote, sizeof(vote), 100);
 284:../../CM7/Core/Src/main.c **** } 
 285:../../CM7/Core/Src/main.c **** 
 286:../../CM7/Core/Src/main.c **** 
 287:../../CM7/Core/Src/main.c **** 
 288:../../CM7/Core/Src/main.c ****  
 289:../../CM7/Core/Src/main.c **** 
 290:../../CM7/Core/Src/main.c **** 
 291:../../CM7/Core/Src/main.c **** 
 292:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 293:../../CM7/Core/Src/main.c ****  
 294:../../CM7/Core/Src/main.c **** /**
 295:../../CM7/Core/Src/main.c **** 	* @brief  The application entry point.
 296:../../CM7/Core/Src/main.c **** 	* @retval int
 297:../../CM7/Core/Src/main.c **** 	*/
 298:../../CM7/Core/Src/main.c **** int main(void)
 299:../../CM7/Core/Src/main.c **** {
 300:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 301:../../CM7/Core/Src/main.c **** 
 302:../../CM7/Core/Src/main.c **** 
 303:../../CM7/Core/Src/main.c **** 	/* USER CODE END 1 */
 304:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
 305:../../CM7/Core/Src/main.c **** 	int32_t timeout;
 306:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 307:../../CM7/Core/Src/main.c **** 
 308:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
 309:../../CM7/Core/Src/main.c **** 	/* Wait until CPU2 boots and enters in stop mode or timeout*/
 310:../../CM7/Core/Src/main.c **** 	timeout = 0xFFFF;
 311:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 312:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 313:../../CM7/Core/Src/main.c **** 	{
 314:../../CM7/Core/Src/main.c **** 	Error_Handler();
 315:../../CM7/Core/Src/main.c **** 	}
 316:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 317:../../CM7/Core/Src/main.c **** 	/* MCU Configuration--------------------------------------------------------*/
ARM GAS  /tmp/cctT204r.s 			page 7


 318:../../CM7/Core/Src/main.c **** 
 319:../../CM7/Core/Src/main.c **** 	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 320:../../CM7/Core/Src/main.c **** 	HAL_Init();
 321:../../CM7/Core/Src/main.c ****  
 322:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN Init */
 323:../../CM7/Core/Src/main.c **** 
 324:../../CM7/Core/Src/main.c **** 	/* USER CODE END Init */
 325:../../CM7/Core/Src/main.c **** 
 326:../../CM7/Core/Src/main.c **** 	/* Configure the system clock */
 327:../../CM7/Core/Src/main.c **** 	SystemClock_Config();
 328:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 329:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 330:../../CM7/Core/Src/main.c **** HSEM notification */
 331:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 332:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 333:../../CM7/Core/Src/main.c **** /*Take HSEM */
 334:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 335:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 336:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 337:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 338:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 339:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 340:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 341:../../CM7/Core/Src/main.c **** {
 342:../../CM7/Core/Src/main.c **** Error_Handler();
 343:../../CM7/Core/Src/main.c **** }
 344:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 345:../../CM7/Core/Src/main.c **** 
 346:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN SysInit */
 347:../../CM7/Core/Src/main.c **** 
 348:../../CM7/Core/Src/main.c **** 	/* USER CODE END SysInit */
 349:../../CM7/Core/Src/main.c **** 
 350:../../CM7/Core/Src/main.c **** 	/* Initialize all configured peripherals */
 351:../../CM7/Core/Src/main.c **** 	MX_GPIO_Init();
 352:../../CM7/Core/Src/main.c **** 	MX_USART3_UART_Init();
 353:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 354:../../CM7/Core/Src/main.c **** 
 355:../../CM7/Core/Src/main.c **** 	/* USER CODE END 2 */  
 356:../../CM7/Core/Src/main.c **** 
 357:../../CM7/Core/Src/main.c **** 	/* Infinite loop */
 358:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN WHILE */
 359:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 360:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 361:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);
 362:../../CM7/Core/Src/main.c **** 
 363:../../CM7/Core/Src/main.c **** 	handshake(); 
 364:../../CM7/Core/Src/main.c **** 	while (1)
 365:../../CM7/Core/Src/main.c **** 	{
 366:../../CM7/Core/Src/main.c **** 		uint8_t command_buffer[1];
 367:../../CM7/Core/Src/main.c **** 		HAL_StatusTypeDef status;
 368:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, command_buffer, sizeof(command_buffer), 500);
 369:../../CM7/Core/Src/main.c **** 
 370:../../CM7/Core/Src/main.c **** 		if ( status == HAL_OK )
 371:../../CM7/Core/Src/main.c **** 		{
 372:../../CM7/Core/Src/main.c **** 			switch ( command_buffer[0] ) 
 373:../../CM7/Core/Src/main.c **** 			{ 
 374:../../CM7/Core/Src/main.c **** 				case SEND_SET: 
ARM GAS  /tmp/cctT204r.s 			page 8


 375:../../CM7/Core/Src/main.c **** 					set_address();
 376:../../CM7/Core/Src/main.c **** 					break;
 377:../../CM7/Core/Src/main.c ****  
 378:../../CM7/Core/Src/main.c **** 				case SEND_GET:   
 379:../../CM7/Core/Src/main.c **** 					get_address();
 380:../../CM7/Core/Src/main.c **** 					break;
 381:../../CM7/Core/Src/main.c ****  
 382:../../CM7/Core/Src/main.c **** 				// case SEND_THRESH:
 383:../../CM7/Core/Src/main.c **** 				// 	perform_threshold();
 384:../../CM7/Core/Src/main.c **** 				// 	break; 
 385:../../CM7/Core/Src/main.c ****  
 386:../../CM7/Core/Src/main.c **** 				// case SEND_BLOB:
 387:../../CM7/Core/Src/main.c **** 				// 	perform_blob();
 388:../../CM7/Core/Src/main.c **** 				// 	break; 
 389:../../CM7/Core/Src/main.c ****  
 390:../../CM7/Core/Src/main.c **** 				// case SEND_GET_STAR:
 391:../../CM7/Core/Src/main.c **** 				// 	perform_get_blob();
 392:../../CM7/Core/Src/main.c **** 				// 	break;
 393:../../CM7/Core/Src/main.c **** 
 394:../../CM7/Core/Src/main.c **** 				case SEND_RUN:
 395:../../CM7/Core/Src/main.c **** 					perform_threshold(); 
 396:../../CM7/Core/Src/main.c **** 					perform_blob();
 397:../../CM7/Core/Src/main.c **** 					perform_project(); 
 398:../../CM7/Core/Src/main.c **** 					perform_track();
 399:../../CM7/Core/Src/main.c **** 					perform_vote();
 400:../../CM7/Core/Src/main.c **** 					break;
 401:../../CM7/Core/Src/main.c ****   
 402:../../CM7/Core/Src/main.c **** 				case SEND_GET_VOTE: 
 403:../../CM7/Core/Src/main.c **** 					perform_get_vote();
 404:../../CM7/Core/Src/main.c **** 					break;
 405:../../CM7/Core/Src/main.c **** 				default: 
 406:../../CM7/Core/Src/main.c **** 					break;  
 407:../../CM7/Core/Src/main.c **** 			} 
 408:../../CM7/Core/Src/main.c ****   
 409:../../CM7/Core/Src/main.c **** 			reset_leds();        
 410:../../CM7/Core/Src/main.c **** 		}   
 411:../../CM7/Core/Src/main.c **** 
 412:../../CM7/Core/Src/main.c **** 
 413:../../CM7/Core/Src/main.c **** 
 414:../../CM7/Core/Src/main.c **** 
 415:../../CM7/Core/Src/main.c **** 
 416:../../CM7/Core/Src/main.c **** 
 417:../../CM7/Core/Src/main.c **** 		// Send Image
 418:../../CM7/Core/Src/main.c **** 
 419:../../CM7/Core/Src/main.c **** 
 420:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 421:../../CM7/Core/Src/main.c **** 		// return 0;
 422:../../CM7/Core/Src/main.c **** 
 423:../../CM7/Core/Src/main.c **** 		// sprintf(&tx_msg, "THIS IS A MESSAGE\r\n");
 424:../../CM7/Core/Src/main.c **** 		// HAL_UART_Transmit(&huart3, rx_msg, sizeof(rx_msg), 100);
 425:../../CM7/Core/Src/main.c **** 		// run();
 426:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 427:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 428:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
 429:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 430:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 431:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
ARM GAS  /tmp/cctT204r.s 			page 9


 432:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 433:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 434:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
 435:../../CM7/Core/Src/main.c **** 		/* USER CODE END WHILE */
 436:../../CM7/Core/Src/main.c **** 
 437:../../CM7/Core/Src/main.c **** 		/* USER CODE BEGIN 3 */
 438:../../CM7/Core/Src/main.c **** 	}
 439:../../CM7/Core/Src/main.c ****  
 440:../../CM7/Core/Src/main.c ****  
 441:../../CM7/Core/Src/main.c ****  
 442:../../CM7/Core/Src/main.c ****  
 443:../../CM7/Core/Src/main.c ****  
 444:../../CM7/Core/Src/main.c ****  
 445:../../CM7/Core/Src/main.c ****  
 446:../../CM7/Core/Src/main.c ****  
 447:../../CM7/Core/Src/main.c ****  
 448:../../CM7/Core/Src/main.c ****  
 449:../../CM7/Core/Src/main.c ****  
 450:../../CM7/Core/Src/main.c ****  
 451:../../CM7/Core/Src/main.c ****  
 452:../../CM7/Core/Src/main.c ****  
 453:../../CM7/Core/Src/main.c ****  
 454:../../CM7/Core/Src/main.c ****  
 455:../../CM7/Core/Src/main.c ****  
 456:../../CM7/Core/Src/main.c ****  
 457:../../CM7/Core/Src/main.c ****  
 458:../../CM7/Core/Src/main.c ****  
 459:../../CM7/Core/Src/main.c ****  
 460:../../CM7/Core/Src/main.c ****  
 461:../../CM7/Core/Src/main.c ****  
 462:../../CM7/Core/Src/main.c ****  
 463:../../CM7/Core/Src/main.c ****  
 464:../../CM7/Core/Src/main.c ****  
 465:../../CM7/Core/Src/main.c ****  
 466:../../CM7/Core/Src/main.c ****  
 467:../../CM7/Core/Src/main.c ****  
 468:../../CM7/Core/Src/main.c ****  
 469:../../CM7/Core/Src/main.c ****  
 470:../../CM7/Core/Src/main.c ****  
 471:../../CM7/Core/Src/main.c ****  
 472:../../CM7/Core/Src/main.c ****  
 473:../../CM7/Core/Src/main.c ****  
 474:../../CM7/Core/Src/main.c ****  
 475:../../CM7/Core/Src/main.c ****  
 476:../../CM7/Core/Src/main.c ****  
 477:../../CM7/Core/Src/main.c ****  
 478:../../CM7/Core/Src/main.c ****  
 479:../../CM7/Core/Src/main.c ****  
 480:../../CM7/Core/Src/main.c ****  
 481:../../CM7/Core/Src/main.c ****  
 482:../../CM7/Core/Src/main.c **** 	/* USER CODE END 3 */
 483:../../CM7/Core/Src/main.c **** }
 484:../../CM7/Core/Src/main.c **** 
 485:../../CM7/Core/Src/main.c **** /**
 486:../../CM7/Core/Src/main.c **** 	* @brief System Clock Configuration
 487:../../CM7/Core/Src/main.c **** 	* @retval None
 488:../../CM7/Core/Src/main.c **** 	*/
ARM GAS  /tmp/cctT204r.s 			page 10


 489:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 490:../../CM7/Core/Src/main.c **** {
 491:../../CM7/Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 492:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 493:../../CM7/Core/Src/main.c **** 
 494:../../CM7/Core/Src/main.c **** 	/** Supply configuration update enable
 495:../../CM7/Core/Src/main.c **** 	*/
 496:../../CM7/Core/Src/main.c **** 	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 497:../../CM7/Core/Src/main.c **** 
 498:../../CM7/Core/Src/main.c **** 	/** Configure the main internal regulator output voltage
 499:../../CM7/Core/Src/main.c **** 	*/
 500:../../CM7/Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 501:../../CM7/Core/Src/main.c **** 
 502:../../CM7/Core/Src/main.c **** 	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 503:../../CM7/Core/Src/main.c **** 
 504:../../CM7/Core/Src/main.c **** 	/** Initializes the RCC Oscillators according to the specified parameters
 505:../../CM7/Core/Src/main.c **** 	* in the RCC_OscInitTypeDef structure.
 506:../../CM7/Core/Src/main.c **** 	*/
 507:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 508:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 509:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 510:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 511:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 512:../../CM7/Core/Src/main.c **** 	{
 513:../../CM7/Core/Src/main.c **** 		Error_Handler();
 514:../../CM7/Core/Src/main.c **** 	}
 515:../../CM7/Core/Src/main.c **** 
 516:../../CM7/Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB buses clocks
 517:../../CM7/Core/Src/main.c **** 	*/
 518:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 519:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 520:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 521:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 522:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 523:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 524:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 525:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 526:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 527:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 528:../../CM7/Core/Src/main.c **** 
 529:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 530:../../CM7/Core/Src/main.c **** 	{
 531:../../CM7/Core/Src/main.c **** 		Error_Handler();
 532:../../CM7/Core/Src/main.c **** 	}
 533:../../CM7/Core/Src/main.c **** }
 534:../../CM7/Core/Src/main.c **** 
 535:../../CM7/Core/Src/main.c **** /**
 536:../../CM7/Core/Src/main.c **** 	* @brief USART3 Initialization Function
 537:../../CM7/Core/Src/main.c **** 	* @param None
 538:../../CM7/Core/Src/main.c **** 	* @retval None
 539:../../CM7/Core/Src/main.c **** 	*/
 540:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 541:../../CM7/Core/Src/main.c **** {
 542:../../CM7/Core/Src/main.c **** 
 543:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 0 */
 544:../../CM7/Core/Src/main.c **** 
 545:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 0 */
ARM GAS  /tmp/cctT204r.s 			page 11


 546:../../CM7/Core/Src/main.c **** 
 547:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 1 */
 548:../../CM7/Core/Src/main.c **** 
 549:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 1 */
 550:../../CM7/Core/Src/main.c **** 	huart3.Instance = USART3;
 551:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
 552:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 553:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 554:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 555:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 556:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 557:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 558:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 559:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 560:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 561:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 562:../../CM7/Core/Src/main.c **** 	{
 563:../../CM7/Core/Src/main.c **** 		Error_Handler();
 564:../../CM7/Core/Src/main.c **** 	}
 565:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 566:../../CM7/Core/Src/main.c **** 	{
 567:../../CM7/Core/Src/main.c **** 		Error_Handler();
 568:../../CM7/Core/Src/main.c **** 	}
 569:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 570:../../CM7/Core/Src/main.c **** 	{
 571:../../CM7/Core/Src/main.c **** 		Error_Handler();
 572:../../CM7/Core/Src/main.c **** 	}
 573:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 574:../../CM7/Core/Src/main.c **** 	{
 575:../../CM7/Core/Src/main.c **** 		Error_Handler();
 576:../../CM7/Core/Src/main.c **** 	}
 577:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 2 */
 578:../../CM7/Core/Src/main.c **** 
 579:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 2 */
 580:../../CM7/Core/Src/main.c **** 
 581:../../CM7/Core/Src/main.c **** }
 582:../../CM7/Core/Src/main.c **** 
 583:../../CM7/Core/Src/main.c **** /**
 584:../../CM7/Core/Src/main.c **** 	* @brief GPIO Initialization Function
 585:../../CM7/Core/Src/main.c **** 	* @param None
 586:../../CM7/Core/Src/main.c **** 	* @retval None
 587:../../CM7/Core/Src/main.c **** 	*/
 588:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 589:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 589 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
ARM GAS  /tmp/cctT204r.s 			page 12


  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
 590:../../CM7/Core/Src/main.c **** 	GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 590 2 view .LVU1
  47              		.loc 1 590 19 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 591:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 592:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 593:../../CM7/Core/Src/main.c **** 
 594:../../CM7/Core/Src/main.c **** 	/* GPIO Ports Clock Enable */
 595:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 595 2 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 595 2 view .LVU4
  57              		.loc 1 595 2 view .LVU5
  58 0012 674B     		ldr	r3, .L3
  59 0014 D3F8E020 		ldr	r2, [r3, #224]
  60 0018 42F00402 		orr	r2, r2, #4
  61 001c C3F8E020 		str	r2, [r3, #224]
  62              		.loc 1 595 2 view .LVU6
  63 0020 D3F8E020 		ldr	r2, [r3, #224]
  64 0024 02F00402 		and	r2, r2, #4
  65 0028 0192     		str	r2, [sp, #4]
  66              		.loc 1 595 2 view .LVU7
  67 002a 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 595 2 view .LVU8
 596:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
  70              		.loc 1 596 2 view .LVU9
  71              	.LBB5:
  72              		.loc 1 596 2 view .LVU10
  73              		.loc 1 596 2 view .LVU11
  74 002c D3F8E020 		ldr	r2, [r3, #224]
  75 0030 42F00102 		orr	r2, r2, #1
  76 0034 C3F8E020 		str	r2, [r3, #224]
  77              		.loc 1 596 2 view .LVU12
  78 0038 D3F8E020 		ldr	r2, [r3, #224]
  79 003c 02F00102 		and	r2, r2, #1
  80 0040 0292     		str	r2, [sp, #8]
  81              		.loc 1 596 2 view .LVU13
  82 0042 029A     		ldr	r2, [sp, #8]
  83              	.LBE5:
  84              		.loc 1 596 2 view .LVU14
 597:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
  85              		.loc 1 597 2 view .LVU15
  86              	.LBB6:
  87              		.loc 1 597 2 view .LVU16
  88              		.loc 1 597 2 view .LVU17
ARM GAS  /tmp/cctT204r.s 			page 13


  89 0044 D3F8E020 		ldr	r2, [r3, #224]
  90 0048 42F00202 		orr	r2, r2, #2
  91 004c C3F8E020 		str	r2, [r3, #224]
  92              		.loc 1 597 2 view .LVU18
  93 0050 D3F8E020 		ldr	r2, [r3, #224]
  94 0054 02F00202 		and	r2, r2, #2
  95 0058 0392     		str	r2, [sp, #12]
  96              		.loc 1 597 2 view .LVU19
  97 005a 039A     		ldr	r2, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 597 2 view .LVU20
 598:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOD_CLK_ENABLE();
 100              		.loc 1 598 2 view .LVU21
 101              	.LBB7:
 102              		.loc 1 598 2 view .LVU22
 103              		.loc 1 598 2 view .LVU23
 104 005c D3F8E020 		ldr	r2, [r3, #224]
 105 0060 42F00802 		orr	r2, r2, #8
 106 0064 C3F8E020 		str	r2, [r3, #224]
 107              		.loc 1 598 2 view .LVU24
 108 0068 D3F8E020 		ldr	r2, [r3, #224]
 109 006c 02F00802 		and	r2, r2, #8
 110 0070 0492     		str	r2, [sp, #16]
 111              		.loc 1 598 2 view .LVU25
 112 0072 049A     		ldr	r2, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 598 2 view .LVU26
 599:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOG_CLK_ENABLE();
 115              		.loc 1 599 2 view .LVU27
 116              	.LBB8:
 117              		.loc 1 599 2 view .LVU28
 118              		.loc 1 599 2 view .LVU29
 119 0074 D3F8E020 		ldr	r2, [r3, #224]
 120 0078 42F04002 		orr	r2, r2, #64
 121 007c C3F8E020 		str	r2, [r3, #224]
 122              		.loc 1 599 2 view .LVU30
 123 0080 D3F8E020 		ldr	r2, [r3, #224]
 124 0084 02F04002 		and	r2, r2, #64
 125 0088 0592     		str	r2, [sp, #20]
 126              		.loc 1 599 2 view .LVU31
 127 008a 059A     		ldr	r2, [sp, #20]
 128              	.LBE8:
 129              		.loc 1 599 2 view .LVU32
 600:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOE_CLK_ENABLE();
 130              		.loc 1 600 2 view .LVU33
 131              	.LBB9:
 132              		.loc 1 600 2 view .LVU34
 133              		.loc 1 600 2 view .LVU35
 134 008c D3F8E020 		ldr	r2, [r3, #224]
 135 0090 42F01002 		orr	r2, r2, #16
 136 0094 C3F8E020 		str	r2, [r3, #224]
 137              		.loc 1 600 2 view .LVU36
 138 0098 D3F8E030 		ldr	r3, [r3, #224]
 139 009c 03F01003 		and	r3, r3, #16
 140 00a0 0693     		str	r3, [sp, #24]
 141              		.loc 1 600 2 view .LVU37
 142 00a2 069B     		ldr	r3, [sp, #24]
ARM GAS  /tmp/cctT204r.s 			page 14


 143              	.LBE9:
 144              		.loc 1 600 2 view .LVU38
 601:../../CM7/Core/Src/main.c **** 
 602:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 603:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 145              		.loc 1 603 2 view .LVU39
 146 00a4 DFF81481 		ldr	r8, .L3+12
 147 00a8 2246     		mov	r2, r4
 148 00aa 44F20101 		movw	r1, #16385
 149 00ae 4046     		mov	r0, r8
 150 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL0:
 604:../../CM7/Core/Src/main.c **** 
 605:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 606:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 152              		.loc 1 606 2 view .LVU40
 153 00b4 DFF808B1 		ldr	fp, .L3+16
 154 00b8 2246     		mov	r2, r4
 155 00ba 4FF48061 		mov	r1, #1024
 156 00be 5846     		mov	r0, fp
 157 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 607:../../CM7/Core/Src/main.c **** 
 608:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 609:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 159              		.loc 1 609 2 view .LVU41
 160 00c4 2246     		mov	r2, r4
 161 00c6 0221     		movs	r1, #2
 162 00c8 3A48     		ldr	r0, .L3+4
 163 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL2:
 610:../../CM7/Core/Src/main.c **** 
 611:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : B1_Pin */
 612:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = B1_Pin;
 165              		.loc 1 612 2 view .LVU42
 166              		.loc 1 612 22 is_stmt 0 view .LVU43
 167 00ce 4FF40059 		mov	r9, #8192
 168 00d2 CDF81C90 		str	r9, [sp, #28]
 613:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169              		.loc 1 613 2 is_stmt 1 view .LVU44
 170              		.loc 1 613 23 is_stmt 0 view .LVU45
 171 00d6 0894     		str	r4, [sp, #32]
 614:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 614 2 is_stmt 1 view .LVU46
 173              		.loc 1 614 23 is_stmt 0 view .LVU47
 174 00d8 0994     		str	r4, [sp, #36]
 615:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 175              		.loc 1 615 2 is_stmt 1 view .LVU48
 176 00da 374F     		ldr	r7, .L3+8
 177 00dc 07A9     		add	r1, sp, #28
 178 00de 3846     		mov	r0, r7
 179 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL3:
 616:../../CM7/Core/Src/main.c **** 
 617:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PC1 PC4 PC5 */
 618:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 181              		.loc 1 618 2 view .LVU49
ARM GAS  /tmp/cctT204r.s 			page 15


 182              		.loc 1 618 22 is_stmt 0 view .LVU50
 183 00e4 3223     		movs	r3, #50
 184 00e6 0793     		str	r3, [sp, #28]
 619:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 619 2 is_stmt 1 view .LVU51
 186              		.loc 1 619 23 is_stmt 0 view .LVU52
 187 00e8 0225     		movs	r5, #2
 188 00ea 0895     		str	r5, [sp, #32]
 620:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 620 2 is_stmt 1 view .LVU53
 190              		.loc 1 620 23 is_stmt 0 view .LVU54
 191 00ec 0994     		str	r4, [sp, #36]
 621:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 621 2 is_stmt 1 view .LVU55
 193              		.loc 1 621 24 is_stmt 0 view .LVU56
 194 00ee 0A94     		str	r4, [sp, #40]
 622:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 195              		.loc 1 622 2 is_stmt 1 view .LVU57
 196              		.loc 1 622 28 is_stmt 0 view .LVU58
 197 00f0 0B26     		movs	r6, #11
 198 00f2 0B96     		str	r6, [sp, #44]
 623:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 199              		.loc 1 623 2 is_stmt 1 view .LVU59
 200 00f4 07A9     		add	r1, sp, #28
 201 00f6 3846     		mov	r0, r7
 202 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL4:
 624:../../CM7/Core/Src/main.c **** 
 625:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PA1 PA2 PA7 */
 626:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 204              		.loc 1 626 2 view .LVU60
 205              		.loc 1 626 22 is_stmt 0 view .LVU61
 206 00fc 8623     		movs	r3, #134
 207 00fe 0793     		str	r3, [sp, #28]
 627:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 627 2 is_stmt 1 view .LVU62
 209              		.loc 1 627 23 is_stmt 0 view .LVU63
 210 0100 0895     		str	r5, [sp, #32]
 628:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 628 2 is_stmt 1 view .LVU64
 212              		.loc 1 628 23 is_stmt 0 view .LVU65
 213 0102 0994     		str	r4, [sp, #36]
 629:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 629 2 is_stmt 1 view .LVU66
 215              		.loc 1 629 24 is_stmt 0 view .LVU67
 216 0104 0A94     		str	r4, [sp, #40]
 630:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 217              		.loc 1 630 2 is_stmt 1 view .LVU68
 218              		.loc 1 630 28 is_stmt 0 view .LVU69
 219 0106 0B96     		str	r6, [sp, #44]
 631:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 220              		.loc 1 631 2 is_stmt 1 view .LVU70
 221 0108 DFF8B8A0 		ldr	r10, .L3+20
 222 010c 07A9     		add	r1, sp, #28
 223 010e 5046     		mov	r0, r10
 224 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL5:
ARM GAS  /tmp/cctT204r.s 			page 16


 632:../../CM7/Core/Src/main.c **** 
 633:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : LD1_Pin LD3_Pin */
 634:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 226              		.loc 1 634 2 view .LVU71
 227              		.loc 1 634 22 is_stmt 0 view .LVU72
 228 0114 44F20103 		movw	r3, #16385
 229 0118 0793     		str	r3, [sp, #28]
 635:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 230              		.loc 1 635 2 is_stmt 1 view .LVU73
 231              		.loc 1 635 23 is_stmt 0 view .LVU74
 232 011a 0127     		movs	r7, #1
 233 011c 0897     		str	r7, [sp, #32]
 636:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 636 2 is_stmt 1 view .LVU75
 235              		.loc 1 636 23 is_stmt 0 view .LVU76
 236 011e 0994     		str	r4, [sp, #36]
 637:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237              		.loc 1 637 2 is_stmt 1 view .LVU77
 238              		.loc 1 637 24 is_stmt 0 view .LVU78
 239 0120 0A94     		str	r4, [sp, #40]
 638:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 240              		.loc 1 638 2 is_stmt 1 view .LVU79
 241 0122 07A9     		add	r1, sp, #28
 242 0124 4046     		mov	r0, r8
 243 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL6:
 639:../../CM7/Core/Src/main.c **** 
 640:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : PB13 */
 641:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_13;
 245              		.loc 1 641 2 view .LVU80
 246              		.loc 1 641 22 is_stmt 0 view .LVU81
 247 012a CDF81C90 		str	r9, [sp, #28]
 642:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 642 2 is_stmt 1 view .LVU82
 249              		.loc 1 642 23 is_stmt 0 view .LVU83
 250 012e 0895     		str	r5, [sp, #32]
 643:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 643 2 is_stmt 1 view .LVU84
 252              		.loc 1 643 23 is_stmt 0 view .LVU85
 253 0130 0994     		str	r4, [sp, #36]
 644:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 644 2 is_stmt 1 view .LVU86
 255              		.loc 1 644 24 is_stmt 0 view .LVU87
 256 0132 0A94     		str	r4, [sp, #40]
 645:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 257              		.loc 1 645 2 is_stmt 1 view .LVU88
 258              		.loc 1 645 28 is_stmt 0 view .LVU89
 259 0134 0B96     		str	r6, [sp, #44]
 646:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 260              		.loc 1 646 2 is_stmt 1 view .LVU90
 261 0136 07A9     		add	r1, sp, #28
 262 0138 4046     		mov	r0, r8
 263 013a FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL7:
 647:../../CM7/Core/Src/main.c **** 
 648:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
 649:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
ARM GAS  /tmp/cctT204r.s 			page 17


 265              		.loc 1 649 2 view .LVU91
 266              		.loc 1 649 22 is_stmt 0 view .LVU92
 267 013e 4FF48063 		mov	r3, #1024
 268 0142 0793     		str	r3, [sp, #28]
 650:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 269              		.loc 1 650 2 is_stmt 1 view .LVU93
 270              		.loc 1 650 23 is_stmt 0 view .LVU94
 271 0144 0897     		str	r7, [sp, #32]
 651:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 651 2 is_stmt 1 view .LVU95
 273              		.loc 1 651 23 is_stmt 0 view .LVU96
 274 0146 0994     		str	r4, [sp, #36]
 652:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 652 2 is_stmt 1 view .LVU97
 276              		.loc 1 652 24 is_stmt 0 view .LVU98
 277 0148 0A94     		str	r4, [sp, #40]
 653:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 653 2 is_stmt 1 view .LVU99
 279 014a 07A9     		add	r1, sp, #28
 280 014c 5846     		mov	r0, fp
 281 014e FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL8:
 654:../../CM7/Core/Src/main.c **** 
 655:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
 656:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 283              		.loc 1 656 2 view .LVU100
 284              		.loc 1 656 22 is_stmt 0 view .LVU101
 285 0152 8023     		movs	r3, #128
 286 0154 0793     		str	r3, [sp, #28]
 657:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 287              		.loc 1 657 2 is_stmt 1 view .LVU102
 288              		.loc 1 657 23 is_stmt 0 view .LVU103
 289 0156 4FF48813 		mov	r3, #1114112
 290 015a 0893     		str	r3, [sp, #32]
 658:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 658 2 is_stmt 1 view .LVU104
 292              		.loc 1 658 23 is_stmt 0 view .LVU105
 293 015c 0994     		str	r4, [sp, #36]
 659:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 294              		.loc 1 659 2 is_stmt 1 view .LVU106
 295 015e 08F5A058 		add	r8, r8, #5120
 296 0162 07A9     		add	r1, sp, #28
 297 0164 4046     		mov	r0, r8
 298 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 299              	.LVL9:
 660:../../CM7/Core/Src/main.c **** 
 661:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PA8 PA11 PA12 */
 662:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 300              		.loc 1 662 2 view .LVU107
 301              		.loc 1 662 22 is_stmt 0 view .LVU108
 302 016a 4FF4C853 		mov	r3, #6400
 303 016e 0793     		str	r3, [sp, #28]
 663:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 663 2 is_stmt 1 view .LVU109
 305              		.loc 1 663 23 is_stmt 0 view .LVU110
 306 0170 0895     		str	r5, [sp, #32]
 664:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cctT204r.s 			page 18


 307              		.loc 1 664 2 is_stmt 1 view .LVU111
 308              		.loc 1 664 23 is_stmt 0 view .LVU112
 309 0172 0994     		str	r4, [sp, #36]
 665:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310              		.loc 1 665 2 is_stmt 1 view .LVU113
 311              		.loc 1 665 24 is_stmt 0 view .LVU114
 312 0174 0A94     		str	r4, [sp, #40]
 666:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 313              		.loc 1 666 2 is_stmt 1 view .LVU115
 314              		.loc 1 666 28 is_stmt 0 view .LVU116
 315 0176 0A23     		movs	r3, #10
 316 0178 0B93     		str	r3, [sp, #44]
 667:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317              		.loc 1 667 2 is_stmt 1 view .LVU117
 318 017a 07A9     		add	r1, sp, #28
 319 017c 5046     		mov	r0, r10
 320 017e FFF7FEFF 		bl	HAL_GPIO_Init
 321              	.LVL10:
 668:../../CM7/Core/Src/main.c **** 
 669:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PG11 PG13 */
 670:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 322              		.loc 1 670 2 view .LVU118
 323              		.loc 1 670 22 is_stmt 0 view .LVU119
 324 0182 4FF42053 		mov	r3, #10240
 325 0186 0793     		str	r3, [sp, #28]
 671:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 326              		.loc 1 671 2 is_stmt 1 view .LVU120
 327              		.loc 1 671 23 is_stmt 0 view .LVU121
 328 0188 0895     		str	r5, [sp, #32]
 672:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 329              		.loc 1 672 2 is_stmt 1 view .LVU122
 330              		.loc 1 672 23 is_stmt 0 view .LVU123
 331 018a 0994     		str	r4, [sp, #36]
 673:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 673 2 is_stmt 1 view .LVU124
 333              		.loc 1 673 24 is_stmt 0 view .LVU125
 334 018c 0A94     		str	r4, [sp, #40]
 674:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 335              		.loc 1 674 2 is_stmt 1 view .LVU126
 336              		.loc 1 674 28 is_stmt 0 view .LVU127
 337 018e 0B96     		str	r6, [sp, #44]
 675:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 338              		.loc 1 675 2 is_stmt 1 view .LVU128
 339 0190 07A9     		add	r1, sp, #28
 340 0192 4046     		mov	r0, r8
 341 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL11:
 676:../../CM7/Core/Src/main.c **** 
 677:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : LD2_Pin */
 678:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = LD2_Pin;
 343              		.loc 1 678 2 view .LVU129
 344              		.loc 1 678 22 is_stmt 0 view .LVU130
 345 0198 0795     		str	r5, [sp, #28]
 679:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 346              		.loc 1 679 2 is_stmt 1 view .LVU131
 347              		.loc 1 679 23 is_stmt 0 view .LVU132
 348 019a 0897     		str	r7, [sp, #32]
ARM GAS  /tmp/cctT204r.s 			page 19


 680:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 680 2 is_stmt 1 view .LVU133
 350              		.loc 1 680 23 is_stmt 0 view .LVU134
 351 019c 0994     		str	r4, [sp, #36]
 681:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352              		.loc 1 681 2 is_stmt 1 view .LVU135
 353              		.loc 1 681 24 is_stmt 0 view .LVU136
 354 019e 0A94     		str	r4, [sp, #40]
 682:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 355              		.loc 1 682 2 is_stmt 1 view .LVU137
 356 01a0 07A9     		add	r1, sp, #28
 357 01a2 0448     		ldr	r0, .L3+4
 358 01a4 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL12:
 683:../../CM7/Core/Src/main.c **** 
 684:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 685:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 686:../../CM7/Core/Src/main.c **** }
 360              		.loc 1 686 1 is_stmt 0 view .LVU138
 361 01a8 0DB0     		add	sp, sp, #52
 362              	.LCFI2:
 363              		.cfi_def_cfa_offset 36
 364              		@ sp needed
 365 01aa BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 366              	.L4:
 367 01ae 00BF     		.align	2
 368              	.L3:
 369 01b0 00440258 		.word	1476543488
 370 01b4 00100258 		.word	1476530176
 371 01b8 00080258 		.word	1476528128
 372 01bc 00040258 		.word	1476527104
 373 01c0 000C0258 		.word	1476529152
 374 01c4 00000258 		.word	1476526080
 375              		.cfi_endproc
 376              	.LFE158:
 378              		.section	.text.print_string,"ax",%progbits
 379              		.align	1
 380              		.global	print_string
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 384              		.fpu fpv5-d16
 386              	print_string:
 387              	.LVL13:
 388              	.LFB144:
  95:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
 389              		.loc 1 95 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
  95:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
 393              		.loc 1 95 1 is_stmt 0 view .LVU140
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI3:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
ARM GAS  /tmp/cctT204r.s 			page 20


  96:../../CM7/Core/Src/main.c **** }
 399              		.loc 1 96 3 is_stmt 1 view .LVU141
 400 0002 6423     		movs	r3, #100
 401 0004 8AB2     		uxth	r2, r1
 402 0006 0146     		mov	r1, r0
 403              	.LVL14:
  96:../../CM7/Core/Src/main.c **** }
 404              		.loc 1 96 3 is_stmt 0 view .LVU142
 405 0008 0148     		ldr	r0, .L7
 406              	.LVL15:
  96:../../CM7/Core/Src/main.c **** }
 407              		.loc 1 96 3 view .LVU143
 408 000a FFF7FEFF 		bl	HAL_UART_Transmit
 409              	.LVL16:
  97:../../CM7/Core/Src/main.c **** 
 410              		.loc 1 97 1 view .LVU144
 411 000e 08BD     		pop	{r3, pc}
 412              	.L8:
 413              		.align	2
 414              	.L7:
 415 0010 00000000 		.word	.LANCHOR0
 416              		.cfi_endproc
 417              	.LFE144:
 419              		.section	.text.reset_leds,"ax",%progbits
 420              		.align	1
 421              		.global	reset_leds
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 425              		.fpu fpv5-d16
 427              	reset_leds:
 428              	.LFB145:
 132:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 429              		.loc 1 132 1 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 433 0000 10B5     		push	{r4, lr}
 434              	.LCFI4:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 4, -8
 437              		.cfi_offset 14, -4
 133:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 438              		.loc 1 133 2 view .LVU146
 439 0002 094C     		ldr	r4, .L11
 440 0004 0022     		movs	r2, #0
 441 0006 0121     		movs	r1, #1
 442 0008 2046     		mov	r0, r4
 443 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 444              	.LVL17:
 134:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);	
 445              		.loc 1 134 2 view .LVU147
 446 000e 0022     		movs	r2, #0
 447 0010 4FF48041 		mov	r1, #16384
 448 0014 2046     		mov	r0, r4
 449 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 450              	.LVL18:
ARM GAS  /tmp/cctT204r.s 			page 21


 135:../../CM7/Core/Src/main.c **** }
 451              		.loc 1 135 2 view .LVU148
 452 001a 0022     		movs	r2, #0
 453 001c 0221     		movs	r1, #2
 454 001e 0348     		ldr	r0, .L11+4
 455 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 456              	.LVL19:
 136:../../CM7/Core/Src/main.c **** 
 457              		.loc 1 136 1 is_stmt 0 view .LVU149
 458 0024 10BD     		pop	{r4, pc}
 459              	.L12:
 460 0026 00BF     		.align	2
 461              	.L11:
 462 0028 00040258 		.word	1476527104
 463 002c 00100258 		.word	1476530176
 464              		.cfi_endproc
 465              	.LFE145:
 467              		.section	.text.handshake,"ax",%progbits
 468              		.align	1
 469              		.global	handshake
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv5-d16
 475              	handshake:
 476              	.LFB146:
 140:../../CM7/Core/Src/main.c **** 	reset_leds();
 477              		.loc 1 140 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481 0000 30B5     		push	{r4, r5, lr}
 482              	.LCFI5:
 483              		.cfi_def_cfa_offset 12
 484              		.cfi_offset 4, -12
 485              		.cfi_offset 5, -8
 486              		.cfi_offset 14, -4
 487 0002 83B0     		sub	sp, sp, #12
 488              	.LCFI6:
 489              		.cfi_def_cfa_offset 24
 141:../../CM7/Core/Src/main.c **** 	uint8_t buffer[1];
 490              		.loc 1 141 2 view .LVU151
 491 0004 FFF7FEFF 		bl	reset_leds
 492              	.LVL20:
 493              	.L14:
 142:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 494              		.loc 1 142 2 discriminator 3 view .LVU152
 143:../../CM7/Core/Src/main.c **** 	do
 495              		.loc 1 143 2 discriminator 3 view .LVU153
 144:../../CM7/Core/Src/main.c **** 	{
 496              		.loc 1 144 2 discriminator 3 view .LVU154
 146:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 497              		.loc 1 146 3 discriminator 3 view .LVU155
 146:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 498              		.loc 1 146 12 is_stmt 0 discriminator 3 view .LVU156
 499 0008 6423     		movs	r3, #100
 500 000a 0122     		movs	r2, #1
ARM GAS  /tmp/cctT204r.s 			page 22


 501 000c 01A9     		add	r1, sp, #4
 502 000e 1148     		ldr	r0, .L16
 503 0010 FFF7FEFF 		bl	HAL_UART_Receive
 504              	.LVL21:
 505 0014 0446     		mov	r4, r0
 506              	.LVL22:
 147:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 507              		.loc 1 147 3 is_stmt 1 discriminator 3 view .LVU157
 508 0016 104D     		ldr	r5, .L16+4
 509 0018 0122     		movs	r2, #1
 510 001a 4FF48041 		mov	r1, #16384
 511 001e 2846     		mov	r0, r5
 512 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 513              	.LVL23:
 148:../../CM7/Core/Src/main.c **** 		HAL_Delay(100); // blinky light.
 514              		.loc 1 148 3 discriminator 3 view .LVU158
 515 0024 0022     		movs	r2, #0
 516 0026 4FF48041 		mov	r1, #16384
 517 002a 2846     		mov	r0, r5
 518 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 519              	.LVL24:
 149:../../CM7/Core/Src/main.c **** 	} while ( buffer[0] != SEND_HANDSHAKE || status != HAL_OK );
 520              		.loc 1 149 3 discriminator 3 view .LVU159
 521 0030 6420     		movs	r0, #100
 522 0032 FFF7FEFF 		bl	HAL_Delay
 523              	.LVL25:
 150:../../CM7/Core/Src/main.c **** 
 524              		.loc 1 150 10 discriminator 3 view .LVU160
 150:../../CM7/Core/Src/main.c **** 
 525              		.loc 1 150 18 is_stmt 0 discriminator 3 view .LVU161
 526 0036 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 150:../../CM7/Core/Src/main.c **** 
 527              		.loc 1 150 2 discriminator 3 view .LVU162
 528 003a 482B     		cmp	r3, #72
 529 003c E4D1     		bne	.L14
 150:../../CM7/Core/Src/main.c **** 
 530              		.loc 1 150 40 discriminator 2 view .LVU163
 531 003e 002C     		cmp	r4, #0
 532 0040 E2D1     		bne	.L14
 152:../../CM7/Core/Src/main.c **** }
 533              		.loc 1 152 2 is_stmt 1 view .LVU164
 534 0042 6423     		movs	r3, #100
 535 0044 0122     		movs	r2, #1
 536 0046 01A9     		add	r1, sp, #4
 537 0048 0248     		ldr	r0, .L16
 538 004a FFF7FEFF 		bl	HAL_UART_Transmit
 539              	.LVL26:
 153:../../CM7/Core/Src/main.c **** 
 540              		.loc 1 153 1 is_stmt 0 view .LVU165
 541 004e 03B0     		add	sp, sp, #12
 542              	.LCFI7:
 543              		.cfi_def_cfa_offset 12
 544              		@ sp needed
 545 0050 30BD     		pop	{r4, r5, pc}
 546              	.LVL27:
 547              	.L17:
 153:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cctT204r.s 			page 23


 548              		.loc 1 153 1 view .LVU166
 549 0052 00BF     		.align	2
 550              	.L16:
 551 0054 00000000 		.word	.LANCHOR0
 552 0058 00040258 		.word	1476527104
 553              		.cfi_endproc
 554              	.LFE146:
 556              		.section	.text.set_address,"ax",%progbits
 557              		.align	1
 558              		.global	set_address
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 562              		.fpu fpv5-d16
 564              	set_address:
 565              	.LFB147:
 157:../../CM7/Core/Src/main.c **** 	reset_leds();
 566              		.loc 1 157 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 16
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570 0000 00B5     		push	{lr}
 571              	.LCFI8:
 572              		.cfi_def_cfa_offset 4
 573              		.cfi_offset 14, -4
 574 0002 85B0     		sub	sp, sp, #20
 575              	.LCFI9:
 576              		.cfi_def_cfa_offset 24
 158:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[1];      // Status Code.
 577              		.loc 1 158 2 view .LVU168
 578 0004 FFF7FEFF 		bl	reset_leds
 579              	.LVL28:
 159:../../CM7/Core/Src/main.c **** 	uint8_t set_buffer[4+4];   // 32bit address 32bit size.
 580              		.loc 1 159 2 view .LVU169
 160:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 581              		.loc 1 160 2 view .LVU170
 161:../../CM7/Core/Src/main.c **** 
 582              		.loc 1 161 2 view .LVU171
 163:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, set_buffer, sizeof(set_buffer), 500);
 583              		.loc 1 163 2 view .LVU172
 584 0008 0122     		movs	r2, #1
 585 000a 0221     		movs	r1, #2
 586 000c 2048     		ldr	r0, .L22
 587 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 588              	.LVL29:
 164:../../CM7/Core/Src/main.c **** 	
 589              		.loc 1 164 2 view .LVU173
 164:../../CM7/Core/Src/main.c **** 	
 590              		.loc 1 164 11 is_stmt 0 view .LVU174
 591 0012 4FF4FA73 		mov	r3, #500
 592 0016 0822     		movs	r2, #8
 593 0018 01A9     		add	r1, sp, #4
 594 001a 1E48     		ldr	r0, .L22+4
 595 001c FFF7FEFF 		bl	HAL_UART_Receive
 596              	.LVL30:
 166:../../CM7/Core/Src/main.c **** 	{
 597              		.loc 1 166 2 is_stmt 1 view .LVU175
ARM GAS  /tmp/cctT204r.s 			page 24


 166:../../CM7/Core/Src/main.c **** 	{
 598              		.loc 1 166 5 is_stmt 0 view .LVU176
 599 0020 58BB     		cbnz	r0, .L19
 600              	.LBB10:
 168:../../CM7/Core/Src/main.c **** 			set_buffer[3] << (3*8) | 
 601              		.loc 1 168 3 is_stmt 1 view .LVU177
 169:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 602              		.loc 1 169 14 is_stmt 0 view .LVU178
 603 0022 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 170:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 604              		.loc 1 170 14 view .LVU179
 605 0026 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 170:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 606              		.loc 1 170 18 view .LVU180
 607 002a 1B04     		lsls	r3, r3, #16
 169:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 608              		.loc 1 169 27 view .LVU181
 609 002c 43EA0263 		orr	r3, r3, r2, lsl #24
 171:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 610              		.loc 1 171 14 view .LVU182
 611 0030 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 170:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 612              		.loc 1 170 27 view .LVU183
 613 0034 43EA0223 		orr	r3, r3, r2, lsl #8
 172:../../CM7/Core/Src/main.c **** 
 614              		.loc 1 172 14 view .LVU184
 615 0038 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 171:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 616              		.loc 1 171 27 view .LVU185
 617 003c 1343     		orrs	r3, r3, r2
 618              	.LVL31:
 174:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 619              		.loc 1 174 3 is_stmt 1 view .LVU186
 175:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 620              		.loc 1 175 14 is_stmt 0 view .LVU187
 621 003e 9DF80B10 		ldrb	r1, [sp, #11]	@ zero_extendqisi2
 176:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 622              		.loc 1 176 14 view .LVU188
 623 0042 9DF80A20 		ldrb	r2, [sp, #10]	@ zero_extendqisi2
 176:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 624              		.loc 1 176 18 view .LVU189
 625 0046 1204     		lsls	r2, r2, #16
 175:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 626              		.loc 1 175 27 view .LVU190
 627 0048 42EA0162 		orr	r2, r2, r1, lsl #24
 177:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 628              		.loc 1 177 14 view .LVU191
 629 004c 9DF80910 		ldrb	r1, [sp, #9]	@ zero_extendqisi2
 176:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 630              		.loc 1 176 27 view .LVU192
 631 0050 42EA0122 		orr	r2, r2, r1, lsl #8
 178:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 178 14 view .LVU193
 633 0054 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 634              	.LVL32:
 174:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 635              		.loc 1 174 8 view .LVU194
ARM GAS  /tmp/cctT204r.s 			page 25


 636 0058 0F49     		ldr	r1, .L22+8
 637 005a 0968     		ldr	r1, [r1]
 177:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 638              		.loc 1 177 27 view .LVU195
 639 005c 0243     		orrs	r2, r2, r0
 174:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 640              		.loc 1 174 19 view .LVU196
 641 005e 41F82320 		str	r2, [r1, r3, lsl #2]
 180:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 642              		.loc 1 180 3 is_stmt 1 view .LVU197
 180:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 643              		.loc 1 180 18 is_stmt 0 view .LVU198
 644 0062 4123     		movs	r3, #65
 645              	.LVL33:
 180:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 646              		.loc 1 180 18 view .LVU199
 647 0064 8DF80C30 		strb	r3, [sp, #12]
 181:../../CM7/Core/Src/main.c **** 	}
 648              		.loc 1 181 3 is_stmt 1 view .LVU200
 649 0068 6423     		movs	r3, #100
 650 006a 0122     		movs	r2, #1
 651 006c 03A9     		add	r1, sp, #12
 652 006e 0948     		ldr	r0, .L22+4
 653 0070 FFF7FEFF 		bl	HAL_UART_Transmit
 654              	.LVL34:
 655              	.L18:
 181:../../CM7/Core/Src/main.c **** 	}
 656              		.loc 1 181 3 is_stmt 0 view .LVU201
 657              	.LBE10:
 188:../../CM7/Core/Src/main.c **** 
 658              		.loc 1 188 1 view .LVU202
 659 0074 05B0     		add	sp, sp, #20
 660              	.LCFI10:
 661              		.cfi_remember_state
 662              		.cfi_def_cfa_offset 4
 663              		@ sp needed
 664 0076 5DF804FB 		ldr	pc, [sp], #4
 665              	.LVL35:
 666              	.L19:
 667              	.LCFI11:
 668              		.cfi_restore_state
 185:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 669              		.loc 1 185 3 is_stmt 1 view .LVU203
 185:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 670              		.loc 1 185 18 is_stmt 0 view .LVU204
 671 007a 4523     		movs	r3, #69
 672 007c 8DF80C30 		strb	r3, [sp, #12]
 186:../../CM7/Core/Src/main.c **** 	}
 673              		.loc 1 186 3 is_stmt 1 view .LVU205
 674 0080 6423     		movs	r3, #100
 675 0082 0122     		movs	r2, #1
 676 0084 03A9     		add	r1, sp, #12
 677 0086 0348     		ldr	r0, .L22+4
 678              	.LVL36:
 186:../../CM7/Core/Src/main.c **** 	}
 679              		.loc 1 186 3 is_stmt 0 view .LVU206
 680 0088 FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  /tmp/cctT204r.s 			page 26


 681              	.LVL37:
 188:../../CM7/Core/Src/main.c **** 
 682              		.loc 1 188 1 view .LVU207
 683 008c F2E7     		b	.L18
 684              	.L23:
 685 008e 00BF     		.align	2
 686              	.L22:
 687 0090 00100258 		.word	1476530176
 688 0094 00000000 		.word	.LANCHOR0
 689 0098 00000000 		.word	.LANCHOR1
 690              		.cfi_endproc
 691              	.LFE147:
 693              		.section	.text.get_address,"ax",%progbits
 694              		.align	1
 695              		.global	get_address
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 699              		.fpu fpv5-d16
 701              	get_address:
 702              	.LFB148:
 193:../../CM7/Core/Src/main.c **** 	reset_leds();
 703              		.loc 1 193 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 8
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707 0000 00B5     		push	{lr}
 708              	.LCFI12:
 709              		.cfi_def_cfa_offset 4
 710              		.cfi_offset 14, -4
 711 0002 83B0     		sub	sp, sp, #12
 712              	.LCFI13:
 713              		.cfi_def_cfa_offset 16
 194:../../CM7/Core/Src/main.c **** 	uint8_t receive_buffer[4];   // memory location
 714              		.loc 1 194 2 view .LVU209
 715 0004 FFF7FEFF 		bl	reset_leds
 716              	.LVL38:
 195:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[4];      // value
 717              		.loc 1 195 2 view .LVU210
 196:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 718              		.loc 1 196 2 view .LVU211
 197:../../CM7/Core/Src/main.c **** 
 719              		.loc 1 197 2 view .LVU212
 205:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, receive_buffer, sizeof(receive_buffer), 500);
 720              		.loc 1 205 2 view .LVU213
 721 0008 0122     		movs	r2, #1
 722 000a 1146     		mov	r1, r2
 723 000c 1C48     		ldr	r0, .L28
 724 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 725              	.LVL39:
 206:../../CM7/Core/Src/main.c **** 	
 726              		.loc 1 206 2 view .LVU214
 206:../../CM7/Core/Src/main.c **** 	
 727              		.loc 1 206 11 is_stmt 0 view .LVU215
 728 0012 4FF4FA73 		mov	r3, #500
 729 0016 0422     		movs	r2, #4
 730 0018 0DEB0201 		add	r1, sp, r2
ARM GAS  /tmp/cctT204r.s 			page 27


 731 001c 1948     		ldr	r0, .L28+4
 732 001e FFF7FEFF 		bl	HAL_UART_Receive
 733              	.LVL40:
 208:../../CM7/Core/Src/main.c **** 	{
 734              		.loc 1 208 2 is_stmt 1 view .LVU216
 208:../../CM7/Core/Src/main.c **** 	{
 735              		.loc 1 208 5 is_stmt 0 view .LVU217
 736 0022 10B1     		cbz	r0, .L27
 737              	.LVL41:
 738              	.L24:
 222:../../CM7/Core/Src/main.c **** 
 739              		.loc 1 222 1 view .LVU218
 740 0024 03B0     		add	sp, sp, #12
 741              	.LCFI14:
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 0026 5DF804FB 		ldr	pc, [sp], #4
 746              	.LVL42:
 747              	.L27:
 748              	.LCFI15:
 749              		.cfi_restore_state
 750              	.LBB11:
 210:../../CM7/Core/Src/main.c **** 				receive_buffer[3] << (3*8) | 
 751              		.loc 1 210 3 is_stmt 1 view .LVU219
 211:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 752              		.loc 1 211 19 is_stmt 0 view .LVU220
 753 002a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 212:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 754              		.loc 1 212 19 view .LVU221
 755 002e 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 212:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 756              		.loc 1 212 23 view .LVU222
 757 0032 1B04     		lsls	r3, r3, #16
 211:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 758              		.loc 1 211 32 view .LVU223
 759 0034 43EA0263 		orr	r3, r3, r2, lsl #24
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 760              		.loc 1 213 19 view .LVU224
 761 0038 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 212:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 762              		.loc 1 212 32 view .LVU225
 763 003c 43EA0223 		orr	r3, r3, r2, lsl #8
 214:../../CM7/Core/Src/main.c **** 
 764              		.loc 1 214 19 view .LVU226
 765 0040 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 766              		.loc 1 213 32 view .LVU227
 767 0044 1343     		orrs	r3, r3, r2
 768              	.LVL43:
 216:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 769              		.loc 1 216 3 is_stmt 1 view .LVU228
 216:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 770              		.loc 1 216 26 is_stmt 0 view .LVU229
 771 0046 104A     		ldr	r2, .L28+8
 772 0048 1268     		ldr	r2, [r2]
 773 004a 52F82310 		ldr	r1, [r2, r3, lsl #2]
ARM GAS  /tmp/cctT204r.s 			page 28


 216:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 774              		.loc 1 216 18 view .LVU230
 775 004e 8DF80010 		strb	r1, [sp]
 217:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 776              		.loc 1 217 3 is_stmt 1 view .LVU231
 217:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 777              		.loc 1 217 26 is_stmt 0 view .LVU232
 778 0052 52F82310 		ldr	r1, [r2, r3, lsl #2]
 217:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 779              		.loc 1 217 37 view .LVU233
 780 0056 090A     		lsrs	r1, r1, #8
 217:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 781              		.loc 1 217 18 view .LVU234
 782 0058 8DF80110 		strb	r1, [sp, #1]
 218:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 783              		.loc 1 218 3 is_stmt 1 view .LVU235
 218:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 784              		.loc 1 218 26 is_stmt 0 view .LVU236
 785 005c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 218:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 786              		.loc 1 218 37 view .LVU237
 787 0060 090C     		lsrs	r1, r1, #16
 218:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 788              		.loc 1 218 18 view .LVU238
 789 0062 8DF80210 		strb	r1, [sp, #2]
 219:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 790              		.loc 1 219 3 is_stmt 1 view .LVU239
 219:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 791              		.loc 1 219 26 is_stmt 0 view .LVU240
 792 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 793              	.LVL44:
 219:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 794              		.loc 1 219 37 view .LVU241
 795 006a 1B0E     		lsrs	r3, r3, #24
 219:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 796              		.loc 1 219 18 view .LVU242
 797 006c 8DF80330 		strb	r3, [sp, #3]
 220:../../CM7/Core/Src/main.c **** 	}
 798              		.loc 1 220 3 is_stmt 1 view .LVU243
 799 0070 6423     		movs	r3, #100
 800 0072 0422     		movs	r2, #4
 801 0074 6946     		mov	r1, sp
 802 0076 0348     		ldr	r0, .L28+4
 803              	.LVL45:
 220:../../CM7/Core/Src/main.c **** 	}
 804              		.loc 1 220 3 is_stmt 0 view .LVU244
 805 0078 FFF7FEFF 		bl	HAL_UART_Transmit
 806              	.LVL46:
 220:../../CM7/Core/Src/main.c **** 	}
 807              		.loc 1 220 3 view .LVU245
 808              	.LBE11:
 222:../../CM7/Core/Src/main.c **** 
 809              		.loc 1 222 1 view .LVU246
 810 007c D2E7     		b	.L24
 811              	.L29:
 812 007e 00BF     		.align	2
 813              	.L28:
ARM GAS  /tmp/cctT204r.s 			page 29


 814 0080 00040258 		.word	1476527104
 815 0084 00000000 		.word	.LANCHOR0
 816 0088 00000000 		.word	.LANCHOR1
 817              		.cfi_endproc
 818              	.LFE148:
 820              		.section	.text.perform_threshold,"ax",%progbits
 821              		.align	1
 822              		.global	perform_threshold
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu fpv5-d16
 828              	perform_threshold:
 829              	.LFB149:
 225:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // Green
 830              		.loc 1 225 1 is_stmt 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834 0000 10B5     		push	{r4, lr}
 835              	.LCFI16:
 836              		.cfi_def_cfa_offset 8
 837              		.cfi_offset 4, -8
 838              		.cfi_offset 14, -4
 226:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);  // Yellow
 839              		.loc 1 226 2 view .LVU248
 840 0002 0D4C     		ldr	r4, .L32
 841 0004 0122     		movs	r2, #1
 842 0006 1146     		mov	r1, r2
 843 0008 2046     		mov	r0, r4
 844 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 845              	.LVL47:
 227:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Red
 846              		.loc 1 227 2 view .LVU249
 847 000e 0022     		movs	r2, #0
 848 0010 0221     		movs	r1, #2
 849 0012 0A48     		ldr	r0, .L32+4
 850 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 851              	.LVL48:
 228:../../CM7/Core/Src/main.c **** 	threshold(AXIS_RAM_START, 808, 608); 
 852              		.loc 1 228 2 view .LVU250
 853 0018 0022     		movs	r2, #0
 854 001a 4FF48041 		mov	r1, #16384
 855 001e 2046     		mov	r0, r4
 856 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 857              	.LVL49:
 229:../../CM7/Core/Src/main.c **** 
 858              		.loc 1 229 2 view .LVU251
 859 0024 4FF41872 		mov	r2, #608
 860 0028 4FF44A71 		mov	r1, #808
 861 002c 4FF01050 		mov	r0, #603979776
 862 0030 FFF7FEFF 		bl	threshold
 863              	.LVL50:
 233:../../CM7/Core/Src/main.c **** 
 864              		.loc 1 233 1 is_stmt 0 view .LVU252
 865 0034 10BD     		pop	{r4, pc}
 866              	.L33:
ARM GAS  /tmp/cctT204r.s 			page 30


 867 0036 00BF     		.align	2
 868              	.L32:
 869 0038 00040258 		.word	1476527104
 870 003c 00100258 		.word	1476530176
 871              		.cfi_endproc
 872              	.LFE149:
 874              		.section	.text.perform_blob,"ax",%progbits
 875              		.align	1
 876              		.global	perform_blob
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu fpv5-d16
 882              	perform_blob:
 883              	.LFB150:
 236:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);   // Green
 884              		.loc 1 236 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888 0000 10B5     		push	{r4, lr}
 889              	.LCFI17:
 890              		.cfi_def_cfa_offset 8
 891              		.cfi_offset 4, -8
 892              		.cfi_offset 14, -4
 237:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);     // Yellow
 893              		.loc 1 237 2 view .LVU254
 894 0002 0D4C     		ldr	r4, .L36
 895 0004 0022     		movs	r2, #0
 896 0006 0121     		movs	r1, #1
 897 0008 2046     		mov	r0, r4
 898 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 899              	.LVL51:
 238:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  // Red
 900              		.loc 1 238 2 view .LVU255
 901 000e 0122     		movs	r2, #1
 902 0010 0221     		movs	r1, #2
 903 0012 0A48     		ldr	r0, .L36+4
 904 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 905              	.LVL52:
 239:../../CM7/Core/Src/main.c **** 	size_t found = blob(AXIS_RAM_START, 808, 608); 
 906              		.loc 1 239 2 view .LVU256
 907 0018 0022     		movs	r2, #0
 908 001a 4FF48041 		mov	r1, #16384
 909 001e 2046     		mov	r0, r4
 910 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 911              	.LVL53:
 240:../../CM7/Core/Src/main.c **** 
 912              		.loc 1 240 2 view .LVU257
 240:../../CM7/Core/Src/main.c **** 
 913              		.loc 1 240 17 is_stmt 0 view .LVU258
 914 0024 4FF41872 		mov	r2, #608
 915 0028 4FF44A71 		mov	r1, #808
 916 002c 4FF01050 		mov	r0, #603979776
 917 0030 FFF7FEFF 		bl	blob
 918              	.LVL54:
 244:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cctT204r.s 			page 31


 919              		.loc 1 244 1 view .LVU259
 920 0034 10BD     		pop	{r4, pc}
 921              	.L37:
 922 0036 00BF     		.align	2
 923              	.L36:
 924 0038 00040258 		.word	1476527104
 925 003c 00100258 		.word	1476530176
 926              		.cfi_endproc
 927              	.LFE150:
 929              		.section	.text.perform_project,"ax",%progbits
 930              		.align	1
 931              		.global	perform_project
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 935              		.fpu fpv5-d16
 937              	perform_project:
 938              	.LFB151:
 247:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // Green
 939              		.loc 1 247 1 is_stmt 1 view -0
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 0
 942              		@ frame_needed = 0, uses_anonymous_args = 0
 943 0000 10B5     		push	{r4, lr}
 944              	.LCFI18:
 945              		.cfi_def_cfa_offset 8
 946              		.cfi_offset 4, -8
 947              		.cfi_offset 14, -4
 248:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 948              		.loc 1 248 2 view .LVU261
 949 0002 0C4C     		ldr	r4, .L40
 950 0004 0022     		movs	r2, #0
 951 0006 0121     		movs	r1, #1
 952 0008 2046     		mov	r0, r4
 953 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 954              	.LVL55:
 249:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 955              		.loc 1 249 2 view .LVU262
 956 000e 0022     		movs	r2, #0
 957 0010 0221     		movs	r1, #2
 958 0012 0948     		ldr	r0, .L40+4
 959 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 960              	.LVL56:
 250:../../CM7/Core/Src/main.c **** 	project(808, 608);
 961              		.loc 1 250 2 view .LVU263
 962 0018 0122     		movs	r2, #1
 963 001a 4FF48041 		mov	r1, #16384
 964 001e 2046     		mov	r0, r4
 965 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 966              	.LVL57:
 251:../../CM7/Core/Src/main.c **** 	
 967              		.loc 1 251 2 view .LVU264
 968 0024 4FF41871 		mov	r1, #608
 969 0028 4FF44A70 		mov	r0, #808
 970 002c FFF7FEFF 		bl	project
 971              	.LVL58:
 255:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cctT204r.s 			page 32


 972              		.loc 1 255 1 is_stmt 0 view .LVU265
 973 0030 10BD     		pop	{r4, pc}
 974              	.L41:
 975 0032 00BF     		.align	2
 976              	.L40:
 977 0034 00040258 		.word	1476527104
 978 0038 00100258 		.word	1476530176
 979              		.cfi_endproc
 980              	.LFE151:
 982              		.section	.text.perform_track,"ax",%progbits
 983              		.align	1
 984              		.global	perform_track
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv5-d16
 990              	perform_track:
 991              	.LFB152:
 258:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 992              		.loc 1 258 1 is_stmt 1 view -0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 0
 995              		@ frame_needed = 0, uses_anonymous_args = 0
 996 0000 10B5     		push	{r4, lr}
 997              	.LCFI19:
 998              		.cfi_def_cfa_offset 8
 999              		.cfi_offset 4, -8
 1000              		.cfi_offset 14, -4
 259:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 1001              		.loc 1 259 2 view .LVU267
 1002 0002 0A4C     		ldr	r4, .L44
 1003 0004 0122     		movs	r2, #1
 1004 0006 1146     		mov	r1, r2
 1005 0008 2046     		mov	r0, r4
 1006 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1007              	.LVL59:
 260:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 1008              		.loc 1 260 2 view .LVU268
 1009 000e 0022     		movs	r2, #0
 1010 0010 0221     		movs	r1, #2
 1011 0012 0748     		ldr	r0, .L44+4
 1012 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1013              	.LVL60:
 261:../../CM7/Core/Src/main.c **** 	size_t found = track(5);
 1014              		.loc 1 261 2 view .LVU269
 1015 0018 0122     		movs	r2, #1
 1016 001a 4FF48041 		mov	r1, #16384
 1017 001e 2046     		mov	r0, r4
 1018 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1019              	.LVL61:
 262:../../CM7/Core/Src/main.c **** 	
 1020              		.loc 1 262 2 view .LVU270
 262:../../CM7/Core/Src/main.c **** 	
 1021              		.loc 1 262 17 is_stmt 0 view .LVU271
 1022 0024 0520     		movs	r0, #5
 1023 0026 FFF7FEFF 		bl	track
 1024              	.LVL62:
ARM GAS  /tmp/cctT204r.s 			page 33


 266:../../CM7/Core/Src/main.c **** 
 1025              		.loc 1 266 1 view .LVU272
 1026 002a 10BD     		pop	{r4, pc}
 1027              	.L45:
 1028              		.align	2
 1029              	.L44:
 1030 002c 00040258 		.word	1476527104
 1031 0030 00100258 		.word	1476530176
 1032              		.cfi_endproc
 1033              	.LFE152:
 1035              		.section	.text.perform_vote,"ax",%progbits
 1036              		.align	1
 1037              		.global	perform_vote
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1041              		.fpu fpv5-d16
 1043              	perform_vote:
 1044              	.LFB153:
 269:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 1045              		.loc 1 269 1 is_stmt 1 view -0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
 1048              		@ frame_needed = 0, uses_anonymous_args = 0
 1049 0000 10B5     		push	{r4, lr}
 1050              	.LCFI20:
 1051              		.cfi_def_cfa_offset 8
 1052              		.cfi_offset 4, -8
 1053              		.cfi_offset 14, -4
 270:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);   // Yellow
 1054              		.loc 1 270 2 view .LVU274
 1055 0002 0A4C     		ldr	r4, .L48
 1056 0004 0122     		movs	r2, #1
 1057 0006 1146     		mov	r1, r2
 1058 0008 2046     		mov	r0, r4
 1059 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1060              	.LVL63:
 271:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 1061              		.loc 1 271 2 view .LVU275
 1062 000e 0122     		movs	r2, #1
 1063 0010 0221     		movs	r1, #2
 1064 0012 0748     		ldr	r0, .L48+4
 1065 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1066              	.LVL64:
 272:../../CM7/Core/Src/main.c **** 	vote();
 1067              		.loc 1 272 2 view .LVU276
 1068 0018 0122     		movs	r2, #1
 1069 001a 4FF48041 		mov	r1, #16384
 1070 001e 2046     		mov	r0, r4
 1071 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1072              	.LVL65:
 273:../../CM7/Core/Src/main.c **** 	
 1073              		.loc 1 273 2 view .LVU277
 1074 0024 FFF7FEFF 		bl	vote
 1075              	.LVL66:
 277:../../CM7/Core/Src/main.c **** 
 1076              		.loc 1 277 1 is_stmt 0 view .LVU278
ARM GAS  /tmp/cctT204r.s 			page 34


 1077 0028 10BD     		pop	{r4, pc}
 1078              	.L49:
 1079 002a 00BF     		.align	2
 1080              	.L48:
 1081 002c 00040258 		.word	1476527104
 1082 0030 00100258 		.word	1476530176
 1083              		.cfi_endproc
 1084              	.LFE153:
 1086              		.section	.text.perform_get_vote,"ax",%progbits
 1087              		.align	1
 1088              		.global	perform_get_vote
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu fpv5-d16
 1094              	perform_get_vote:
 1095              	.LFB154:
 280:../../CM7/Core/Src/main.c **** 	uint8_t vote[4]; // ra: __.__, dec __.__
 1096              		.loc 1 280 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 8
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100 0000 00B5     		push	{lr}
 1101              	.LCFI21:
 1102              		.cfi_def_cfa_offset 4
 1103              		.cfi_offset 14, -4
 1104 0002 83B0     		sub	sp, sp, #12
 1105              	.LCFI22:
 1106              		.cfi_def_cfa_offset 16
 281:../../CM7/Core/Src/main.c **** 	get_vote(&vote);
 1107              		.loc 1 281 2 view .LVU280
 282:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, vote, sizeof(vote), 100);
 1108              		.loc 1 282 2 view .LVU281
 1109 0004 01A8     		add	r0, sp, #4
 1110 0006 FFF7FEFF 		bl	get_vote
 1111              	.LVL67:
 283:../../CM7/Core/Src/main.c **** } 
 1112              		.loc 1 283 2 view .LVU282
 1113 000a 6423     		movs	r3, #100
 1114 000c 0422     		movs	r2, #4
 1115 000e 0DEB0201 		add	r1, sp, r2
 1116 0012 0348     		ldr	r0, .L52
 1117 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1118              	.LVL68:
 284:../../CM7/Core/Src/main.c **** 
 1119              		.loc 1 284 1 is_stmt 0 view .LVU283
 1120 0018 03B0     		add	sp, sp, #12
 1121              	.LCFI23:
 1122              		.cfi_def_cfa_offset 4
 1123              		@ sp needed
 1124 001a 5DF804FB 		ldr	pc, [sp], #4
 1125              	.L53:
 1126 001e 00BF     		.align	2
 1127              	.L52:
 1128 0020 00000000 		.word	.LANCHOR0
 1129              		.cfi_endproc
 1130              	.LFE154:
ARM GAS  /tmp/cctT204r.s 			page 35


 1132              		.section	.text.Error_Handler,"ax",%progbits
 1133              		.align	1
 1134              		.global	Error_Handler
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1138              		.fpu fpv5-d16
 1140              	Error_Handler:
 1141              	.LFB159:
 687:../../CM7/Core/Src/main.c **** 
 688:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 689:../../CM7/Core/Src/main.c **** 
 690:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 691:../../CM7/Core/Src/main.c **** 
 692:../../CM7/Core/Src/main.c **** /**
 693:../../CM7/Core/Src/main.c **** 	* @brief  This function is executed in case of error occurrence.
 694:../../CM7/Core/Src/main.c **** 	* @retval None
 695:../../CM7/Core/Src/main.c **** 	*/
 696:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 697:../../CM7/Core/Src/main.c **** {
 1142              		.loc 1 697 1 is_stmt 1 view -0
 1143              		.cfi_startproc
 1144              		@ Volatile: function does not return.
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 698:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN Error_Handler_Debug */
 699:../../CM7/Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 700:../../CM7/Core/Src/main.c **** 	__disable_irq();
 1148              		.loc 1 700 2 view .LVU285
 1149              	.LBB12:
 1150              	.LBI12:
 1151              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cctT204r.s 			page 36


  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cctT204r.s 			page 37


  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  /tmp/cctT204r.s 			page 38


 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cctT204r.s 			page 39


 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1152              		.loc 2 207 27 view .LVU286
 1153              	.LBB13:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1154              		.loc 2 209 3 view .LVU287
 1155              		.syntax unified
 1156              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1157 0000 72B6     		cpsid i
 1158              	@ 0 "" 2
 1159              		.thumb
 1160              		.syntax unified
 1161              	.L55:
 1162              	.LBE13:
 1163              	.LBE12:
 701:../../CM7/Core/Src/main.c **** 	while (1)
 1164              		.loc 1 701 2 discriminator 1 view .LVU288
 702:../../CM7/Core/Src/main.c **** 	{
 703:../../CM7/Core/Src/main.c **** 	}
 1165              		.loc 1 703 2 discriminator 1 view .LVU289
 701:../../CM7/Core/Src/main.c **** 	while (1)
 1166              		.loc 1 701 8 discriminator 1 view .LVU290
 1167 0002 FEE7     		b	.L55
 1168              		.cfi_endproc
 1169              	.LFE159:
 1171              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1172              		.align	1
 1173              		.syntax unified
 1174              		.thumb
 1175              		.thumb_func
 1176              		.fpu fpv5-d16
 1178              	MX_USART3_UART_Init:
 1179              	.LFB157:
 541:../../CM7/Core/Src/main.c **** 
 1180              		.loc 1 541 1 view -0
 1181              		.cfi_startproc
 1182              		@ args = 0, pretend = 0, frame = 0
 1183              		@ frame_needed = 0, uses_anonymous_args = 0
 1184 0000 08B5     		push	{r3, lr}
 1185              	.LCFI24:
 1186              		.cfi_def_cfa_offset 8
 1187              		.cfi_offset 3, -8
 1188              		.cfi_offset 14, -4
 550:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
 1189              		.loc 1 550 2 view .LVU292
 550:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
ARM GAS  /tmp/cctT204r.s 			page 40


 1190              		.loc 1 550 18 is_stmt 0 view .LVU293
 1191 0002 1548     		ldr	r0, .L66
 1192 0004 154B     		ldr	r3, .L66+4
 1193 0006 0360     		str	r3, [r0]
 551:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1194              		.loc 1 551 2 is_stmt 1 view .LVU294
 551:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1195              		.loc 1 551 23 is_stmt 0 view .LVU295
 1196 0008 4FF46123 		mov	r3, #921600
 1197 000c 4360     		str	r3, [r0, #4]
 552:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 1198              		.loc 1 552 2 is_stmt 1 view .LVU296
 552:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 1199              		.loc 1 552 25 is_stmt 0 view .LVU297
 1200 000e 0023     		movs	r3, #0
 1201 0010 8360     		str	r3, [r0, #8]
 553:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 1202              		.loc 1 553 2 is_stmt 1 view .LVU298
 553:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 1203              		.loc 1 553 23 is_stmt 0 view .LVU299
 1204 0012 C360     		str	r3, [r0, #12]
 554:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 1205              		.loc 1 554 2 is_stmt 1 view .LVU300
 554:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 1206              		.loc 1 554 21 is_stmt 0 view .LVU301
 1207 0014 0361     		str	r3, [r0, #16]
 555:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1208              		.loc 1 555 2 is_stmt 1 view .LVU302
 555:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1209              		.loc 1 555 19 is_stmt 0 view .LVU303
 1210 0016 0C22     		movs	r2, #12
 1211 0018 4261     		str	r2, [r0, #20]
 556:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1212              		.loc 1 556 2 is_stmt 1 view .LVU304
 556:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1213              		.loc 1 556 24 is_stmt 0 view .LVU305
 1214 001a 8361     		str	r3, [r0, #24]
 557:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1215              		.loc 1 557 2 is_stmt 1 view .LVU306
 557:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1216              		.loc 1 557 27 is_stmt 0 view .LVU307
 1217 001c C361     		str	r3, [r0, #28]
 558:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1218              		.loc 1 558 2 is_stmt 1 view .LVU308
 558:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1219              		.loc 1 558 29 is_stmt 0 view .LVU309
 1220 001e 0362     		str	r3, [r0, #32]
 559:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1221              		.loc 1 559 2 is_stmt 1 view .LVU310
 559:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1222              		.loc 1 559 29 is_stmt 0 view .LVU311
 1223 0020 4362     		str	r3, [r0, #36]
 560:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 1224              		.loc 1 560 2 is_stmt 1 view .LVU312
 560:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 1225              		.loc 1 560 37 is_stmt 0 view .LVU313
 1226 0022 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/cctT204r.s 			page 41


 561:../../CM7/Core/Src/main.c **** 	{
 1227              		.loc 1 561 2 is_stmt 1 view .LVU314
 561:../../CM7/Core/Src/main.c **** 	{
 1228              		.loc 1 561 6 is_stmt 0 view .LVU315
 1229 0024 FFF7FEFF 		bl	HAL_UART_Init
 1230              	.LVL69:
 561:../../CM7/Core/Src/main.c **** 	{
 1231              		.loc 1 561 5 view .LVU316
 1232 0028 70B9     		cbnz	r0, .L62
 565:../../CM7/Core/Src/main.c **** 	{
 1233              		.loc 1 565 2 is_stmt 1 view .LVU317
 565:../../CM7/Core/Src/main.c **** 	{
 1234              		.loc 1 565 6 is_stmt 0 view .LVU318
 1235 002a 0021     		movs	r1, #0
 1236 002c 0A48     		ldr	r0, .L66
 1237 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1238              	.LVL70:
 565:../../CM7/Core/Src/main.c **** 	{
 1239              		.loc 1 565 5 view .LVU319
 1240 0032 58B9     		cbnz	r0, .L63
 569:../../CM7/Core/Src/main.c **** 	{
 1241              		.loc 1 569 2 is_stmt 1 view .LVU320
 569:../../CM7/Core/Src/main.c **** 	{
 1242              		.loc 1 569 6 is_stmt 0 view .LVU321
 1243 0034 0021     		movs	r1, #0
 1244 0036 0848     		ldr	r0, .L66
 1245 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1246              	.LVL71:
 569:../../CM7/Core/Src/main.c **** 	{
 1247              		.loc 1 569 5 view .LVU322
 1248 003c 40B9     		cbnz	r0, .L64
 573:../../CM7/Core/Src/main.c **** 	{
 1249              		.loc 1 573 2 is_stmt 1 view .LVU323
 573:../../CM7/Core/Src/main.c **** 	{
 1250              		.loc 1 573 6 is_stmt 0 view .LVU324
 1251 003e 0648     		ldr	r0, .L66
 1252 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1253              	.LVL72:
 573:../../CM7/Core/Src/main.c **** 	{
 1254              		.loc 1 573 5 view .LVU325
 1255 0044 30B9     		cbnz	r0, .L65
 581:../../CM7/Core/Src/main.c **** 
 1256              		.loc 1 581 1 view .LVU326
 1257 0046 08BD     		pop	{r3, pc}
 1258              	.L62:
 563:../../CM7/Core/Src/main.c **** 	}
 1259              		.loc 1 563 3 is_stmt 1 view .LVU327
 1260 0048 FFF7FEFF 		bl	Error_Handler
 1261              	.LVL73:
 1262              	.L63:
 567:../../CM7/Core/Src/main.c **** 	}
 1263              		.loc 1 567 3 view .LVU328
 1264 004c FFF7FEFF 		bl	Error_Handler
 1265              	.LVL74:
 1266              	.L64:
 571:../../CM7/Core/Src/main.c **** 	}
 1267              		.loc 1 571 3 view .LVU329
ARM GAS  /tmp/cctT204r.s 			page 42


 1268 0050 FFF7FEFF 		bl	Error_Handler
 1269              	.LVL75:
 1270              	.L65:
 575:../../CM7/Core/Src/main.c **** 	}
 1271              		.loc 1 575 3 view .LVU330
 1272 0054 FFF7FEFF 		bl	Error_Handler
 1273              	.LVL76:
 1274              	.L67:
 1275              		.align	2
 1276              	.L66:
 1277 0058 00000000 		.word	.LANCHOR0
 1278 005c 00480040 		.word	1073760256
 1279              		.cfi_endproc
 1280              	.LFE157:
 1282              		.section	.text.SystemClock_Config,"ax",%progbits
 1283              		.align	1
 1284              		.global	SystemClock_Config
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1288              		.fpu fpv5-d16
 1290              	SystemClock_Config:
 1291              	.LFB156:
 490:../../CM7/Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1292              		.loc 1 490 1 view -0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 112
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296 0000 00B5     		push	{lr}
 1297              	.LCFI25:
 1298              		.cfi_def_cfa_offset 4
 1299              		.cfi_offset 14, -4
 1300 0002 9DB0     		sub	sp, sp, #116
 1301              	.LCFI26:
 1302              		.cfi_def_cfa_offset 120
 491:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1303              		.loc 1 491 2 view .LVU332
 491:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1304              		.loc 1 491 21 is_stmt 0 view .LVU333
 1305 0004 4C22     		movs	r2, #76
 1306 0006 0021     		movs	r1, #0
 1307 0008 09A8     		add	r0, sp, #36
 1308 000a FFF7FEFF 		bl	memset
 1309              	.LVL77:
 492:../../CM7/Core/Src/main.c **** 
 1310              		.loc 1 492 2 is_stmt 1 view .LVU334
 492:../../CM7/Core/Src/main.c **** 
 1311              		.loc 1 492 21 is_stmt 0 view .LVU335
 1312 000e 2022     		movs	r2, #32
 1313 0010 0021     		movs	r1, #0
 1314 0012 01A8     		add	r0, sp, #4
 1315 0014 FFF7FEFF 		bl	memset
 1316              	.LVL78:
 496:../../CM7/Core/Src/main.c **** 
 1317              		.loc 1 496 2 is_stmt 1 view .LVU336
 1318 0018 0420     		movs	r0, #4
 1319 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
ARM GAS  /tmp/cctT204r.s 			page 43


 1320              	.LVL79:
 500:../../CM7/Core/Src/main.c **** 
 1321              		.loc 1 500 2 view .LVU337
 1322              	.LBB14:
 500:../../CM7/Core/Src/main.c **** 
 1323              		.loc 1 500 2 view .LVU338
 1324 001e 0023     		movs	r3, #0
 1325 0020 0093     		str	r3, [sp]
 500:../../CM7/Core/Src/main.c **** 
 1326              		.loc 1 500 2 view .LVU339
 500:../../CM7/Core/Src/main.c **** 
 1327              		.loc 1 500 2 view .LVU340
 1328 0022 1E4B     		ldr	r3, .L75
 1329 0024 DA6A     		ldr	r2, [r3, #44]
 1330 0026 22F00102 		bic	r2, r2, #1
 1331 002a DA62     		str	r2, [r3, #44]
 500:../../CM7/Core/Src/main.c **** 
 1332              		.loc 1 500 2 view .LVU341
 1333 002c DB6A     		ldr	r3, [r3, #44]
 1334 002e 03F00103 		and	r3, r3, #1
 1335 0032 0093     		str	r3, [sp]
 500:../../CM7/Core/Src/main.c **** 
 1336              		.loc 1 500 2 view .LVU342
 1337 0034 1A4A     		ldr	r2, .L75+4
 1338 0036 9369     		ldr	r3, [r2, #24]
 1339 0038 23F44043 		bic	r3, r3, #49152
 1340 003c 43F48043 		orr	r3, r3, #16384
 1341 0040 9361     		str	r3, [r2, #24]
 500:../../CM7/Core/Src/main.c **** 
 1342              		.loc 1 500 2 view .LVU343
 1343 0042 9369     		ldr	r3, [r2, #24]
 1344 0044 03F44043 		and	r3, r3, #49152
 1345 0048 0093     		str	r3, [sp]
 500:../../CM7/Core/Src/main.c **** 
 1346              		.loc 1 500 2 view .LVU344
 1347 004a 009B     		ldr	r3, [sp]
 1348              	.LBE14:
 500:../../CM7/Core/Src/main.c **** 
 1349              		.loc 1 500 2 view .LVU345
 502:../../CM7/Core/Src/main.c **** 
 1350              		.loc 1 502 2 view .LVU346
 1351              	.L69:
 502:../../CM7/Core/Src/main.c **** 
 1352              		.loc 1 502 47 discriminator 1 view .LVU347
 502:../../CM7/Core/Src/main.c **** 
 1353              		.loc 1 502 7 discriminator 1 view .LVU348
 502:../../CM7/Core/Src/main.c **** 
 1354              		.loc 1 502 9 is_stmt 0 discriminator 1 view .LVU349
 1355 004c 144B     		ldr	r3, .L75+4
 1356 004e 9B69     		ldr	r3, [r3, #24]
 502:../../CM7/Core/Src/main.c **** 
 1357              		.loc 1 502 7 discriminator 1 view .LVU350
 1358 0050 13F4005F 		tst	r3, #8192
 1359 0054 FAD0     		beq	.L69
 507:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1360              		.loc 1 507 2 is_stmt 1 view .LVU351
 507:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
ARM GAS  /tmp/cctT204r.s 			page 44


 1361              		.loc 1 507 35 is_stmt 0 view .LVU352
 1362 0056 0223     		movs	r3, #2
 1363 0058 0993     		str	r3, [sp, #36]
 508:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1364              		.loc 1 508 2 is_stmt 1 view .LVU353
 508:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1365              		.loc 1 508 29 is_stmt 0 view .LVU354
 1366 005a 0123     		movs	r3, #1
 1367 005c 0C93     		str	r3, [sp, #48]
 509:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1368              		.loc 1 509 2 is_stmt 1 view .LVU355
 509:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1369              		.loc 1 509 40 is_stmt 0 view .LVU356
 1370 005e 4023     		movs	r3, #64
 1371 0060 0D93     		str	r3, [sp, #52]
 510:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1372              		.loc 1 510 2 is_stmt 1 view .LVU357
 510:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1373              		.loc 1 510 33 is_stmt 0 view .LVU358
 1374 0062 0023     		movs	r3, #0
 1375 0064 1293     		str	r3, [sp, #72]
 511:../../CM7/Core/Src/main.c **** 	{
 1376              		.loc 1 511 2 is_stmt 1 view .LVU359
 511:../../CM7/Core/Src/main.c **** 	{
 1377              		.loc 1 511 6 is_stmt 0 view .LVU360
 1378 0066 09A8     		add	r0, sp, #36
 1379 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1380              	.LVL80:
 511:../../CM7/Core/Src/main.c **** 	{
 1381              		.loc 1 511 5 view .LVU361
 1382 006c 90B9     		cbnz	r0, .L73
 518:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1383              		.loc 1 518 2 is_stmt 1 view .LVU362
 518:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1384              		.loc 1 518 30 is_stmt 0 view .LVU363
 1385 006e 3F23     		movs	r3, #63
 1386 0070 0193     		str	r3, [sp, #4]
 521:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1387              		.loc 1 521 2 is_stmt 1 view .LVU364
 521:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1388              		.loc 1 521 33 is_stmt 0 view .LVU365
 1389 0072 0023     		movs	r3, #0
 1390 0074 0293     		str	r3, [sp, #8]
 522:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1391              		.loc 1 522 2 is_stmt 1 view .LVU366
 522:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1392              		.loc 1 522 34 is_stmt 0 view .LVU367
 1393 0076 0393     		str	r3, [sp, #12]
 523:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1394              		.loc 1 523 2 is_stmt 1 view .LVU368
 523:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1395              		.loc 1 523 34 is_stmt 0 view .LVU369
 1396 0078 0493     		str	r3, [sp, #16]
 524:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1397              		.loc 1 524 2 is_stmt 1 view .LVU370
 524:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1398              		.loc 1 524 35 is_stmt 0 view .LVU371
ARM GAS  /tmp/cctT204r.s 			page 45


 1399 007a 0593     		str	r3, [sp, #20]
 525:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 1400              		.loc 1 525 2 is_stmt 1 view .LVU372
 525:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 1401              		.loc 1 525 35 is_stmt 0 view .LVU373
 1402 007c 4022     		movs	r2, #64
 1403 007e 0692     		str	r2, [sp, #24]
 526:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 1404              		.loc 1 526 2 is_stmt 1 view .LVU374
 526:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 1405              		.loc 1 526 35 is_stmt 0 view .LVU375
 1406 0080 0793     		str	r3, [sp, #28]
 527:../../CM7/Core/Src/main.c **** 
 1407              		.loc 1 527 2 is_stmt 1 view .LVU376
 527:../../CM7/Core/Src/main.c **** 
 1408              		.loc 1 527 35 is_stmt 0 view .LVU377
 1409 0082 0893     		str	r3, [sp, #32]
 529:../../CM7/Core/Src/main.c **** 	{
 1410              		.loc 1 529 2 is_stmt 1 view .LVU378
 529:../../CM7/Core/Src/main.c **** 	{
 1411              		.loc 1 529 6 is_stmt 0 view .LVU379
 1412 0084 0121     		movs	r1, #1
 1413 0086 01A8     		add	r0, sp, #4
 1414 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1415              	.LVL81:
 529:../../CM7/Core/Src/main.c **** 	{
 1416              		.loc 1 529 5 view .LVU380
 1417 008c 20B9     		cbnz	r0, .L74
 533:../../CM7/Core/Src/main.c **** 
 1418              		.loc 1 533 1 view .LVU381
 1419 008e 1DB0     		add	sp, sp, #116
 1420              	.LCFI27:
 1421              		.cfi_remember_state
 1422              		.cfi_def_cfa_offset 4
 1423              		@ sp needed
 1424 0090 5DF804FB 		ldr	pc, [sp], #4
 1425              	.L73:
 1426              	.LCFI28:
 1427              		.cfi_restore_state
 513:../../CM7/Core/Src/main.c **** 	}
 1428              		.loc 1 513 3 is_stmt 1 view .LVU382
 1429 0094 FFF7FEFF 		bl	Error_Handler
 1430              	.LVL82:
 1431              	.L74:
 531:../../CM7/Core/Src/main.c **** 	}
 1432              		.loc 1 531 3 view .LVU383
 1433 0098 FFF7FEFF 		bl	Error_Handler
 1434              	.LVL83:
 1435              	.L76:
 1436              		.align	2
 1437              	.L75:
 1438 009c 00040058 		.word	1476396032
 1439 00a0 00480258 		.word	1476544512
 1440              		.cfi_endproc
 1441              	.LFE156:
 1443              		.section	.text.main,"ax",%progbits
 1444              		.align	1
ARM GAS  /tmp/cctT204r.s 			page 46


 1445              		.global	main
 1446              		.syntax unified
 1447              		.thumb
 1448              		.thumb_func
 1449              		.fpu fpv5-d16
 1451              	main:
 1452              	.LFB155:
 299:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 1453              		.loc 1 299 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 8
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457 0000 10B5     		push	{r4, lr}
 1458              	.LCFI29:
 1459              		.cfi_def_cfa_offset 8
 1460              		.cfi_offset 4, -8
 1461              		.cfi_offset 14, -4
 1462 0002 82B0     		sub	sp, sp, #8
 1463              	.LCFI30:
 1464              		.cfi_def_cfa_offset 16
 305:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 1465              		.loc 1 305 2 view .LVU385
 310:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 1466              		.loc 1 310 2 view .LVU386
 1467              	.LVL84:
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1468              		.loc 1 311 2 view .LVU387
 310:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 1469              		.loc 1 310 10 is_stmt 0 view .LVU388
 1470 0004 4FF6FF73 		movw	r3, #65535
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1471              		.loc 1 311 7 view .LVU389
 1472 0008 00E0     		b	.L79
 1473              	.LVL85:
 1474              	.L92:
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1475              		.loc 1 311 67 view .LVU390
 1476 000a 1346     		mov	r3, r2
 1477              	.LVL86:
 1478              	.L79:
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1479              		.loc 1 311 75 is_stmt 1 discriminator 2 view .LVU391
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1480              		.loc 1 311 7 discriminator 2 view .LVU392
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1481              		.loc 1 311 9 is_stmt 0 discriminator 2 view .LVU393
 1482 000c 3B4A     		ldr	r2, .L97
 1483 000e 1268     		ldr	r2, [r2]
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1484              		.loc 1 311 7 discriminator 2 view .LVU394
 1485 0010 12F4004F 		tst	r2, #32768
 1486 0014 03D0     		beq	.L78
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1487              		.loc 1 311 67 discriminator 1 view .LVU395
 1488 0016 5A1E     		subs	r2, r3, #1
 1489              	.LVL87:
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
ARM GAS  /tmp/cctT204r.s 			page 47


 1490              		.loc 1 311 56 discriminator 1 view .LVU396
 1491 0018 002B     		cmp	r3, #0
 1492 001a F6DC     		bgt	.L92
 311:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1493              		.loc 1 311 67 view .LVU397
 1494 001c 1346     		mov	r3, r2
 1495              	.LVL88:
 1496              	.L78:
 312:../../CM7/Core/Src/main.c **** 	{
 1497              		.loc 1 312 2 is_stmt 1 view .LVU398
 312:../../CM7/Core/Src/main.c **** 	{
 1498              		.loc 1 312 5 is_stmt 0 view .LVU399
 1499 001e 002B     		cmp	r3, #0
 1500 0020 1ADB     		blt	.L95
 320:../../CM7/Core/Src/main.c ****  
 1501              		.loc 1 320 2 is_stmt 1 view .LVU400
 1502 0022 FFF7FEFF 		bl	HAL_Init
 1503              	.LVL89:
 327:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 1504              		.loc 1 327 2 view .LVU401
 1505 0026 FFF7FEFF 		bl	SystemClock_Config
 1506              	.LVL90:
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1507              		.loc 1 332 1 view .LVU402
 1508              	.LBB15:
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1509              		.loc 1 332 1 view .LVU403
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1510              		.loc 1 332 1 view .LVU404
 1511 002a 344B     		ldr	r3, .L97
 1512 002c D3F8E020 		ldr	r2, [r3, #224]
 1513 0030 42F00072 		orr	r2, r2, #33554432
 1514 0034 C3F8E020 		str	r2, [r3, #224]
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1515              		.loc 1 332 1 view .LVU405
 1516 0038 D3F8E030 		ldr	r3, [r3, #224]
 1517 003c 03F00073 		and	r3, r3, #33554432
 1518 0040 0193     		str	r3, [sp, #4]
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1519              		.loc 1 332 1 view .LVU406
 1520 0042 019B     		ldr	r3, [sp, #4]
 1521              	.LBE15:
 332:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1522              		.loc 1 332 1 view .LVU407
 334:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 1523              		.loc 1 334 1 view .LVU408
 1524 0044 0020     		movs	r0, #0
 1525 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 1526              	.LVL91:
 336:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 1527              		.loc 1 336 1 view .LVU409
 1528 004a 0021     		movs	r1, #0
 1529 004c 0846     		mov	r0, r1
 1530 004e FFF7FEFF 		bl	HAL_HSEM_Release
 1531              	.LVL92:
 338:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1532              		.loc 1 338 1 view .LVU410
ARM GAS  /tmp/cctT204r.s 			page 48


 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1533              		.loc 1 339 1 view .LVU411
 338:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1534              		.loc 1 338 9 is_stmt 0 view .LVU412
 1535 0052 4FF6FF73 		movw	r3, #65535
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1536              		.loc 1 339 6 view .LVU413
 1537 0056 02E0     		b	.L82
 1538              	.LVL93:
 1539              	.L95:
 314:../../CM7/Core/Src/main.c **** 	}
 1540              		.loc 1 314 2 is_stmt 1 view .LVU414
 1541 0058 FFF7FEFF 		bl	Error_Handler
 1542              	.LVL94:
 1543              	.L93:
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1544              		.loc 1 339 66 is_stmt 0 view .LVU415
 1545 005c 1346     		mov	r3, r2
 1546              	.LVL95:
 1547              	.L82:
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1548              		.loc 1 339 74 is_stmt 1 discriminator 2 view .LVU416
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1549              		.loc 1 339 6 discriminator 2 view .LVU417
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1550              		.loc 1 339 8 is_stmt 0 discriminator 2 view .LVU418
 1551 005e 274A     		ldr	r2, .L97
 1552 0060 1268     		ldr	r2, [r2]
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1553              		.loc 1 339 6 discriminator 2 view .LVU419
 1554 0062 12F4004F 		tst	r2, #32768
 1555 0066 03D1     		bne	.L81
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1556              		.loc 1 339 66 discriminator 1 view .LVU420
 1557 0068 5A1E     		subs	r2, r3, #1
 1558              	.LVL96:
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1559              		.loc 1 339 55 discriminator 1 view .LVU421
 1560 006a 002B     		cmp	r3, #0
 1561 006c F6DC     		bgt	.L93
 339:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1562              		.loc 1 339 66 view .LVU422
 1563 006e 1346     		mov	r3, r2
 1564              	.LVL97:
 1565              	.L81:
 340:../../CM7/Core/Src/main.c **** {
 1566              		.loc 1 340 1 is_stmt 1 view .LVU423
 340:../../CM7/Core/Src/main.c **** {
 1567              		.loc 1 340 4 is_stmt 0 view .LVU424
 1568 0070 002B     		cmp	r3, #0
 1569 0072 17DB     		blt	.L96
 351:../../CM7/Core/Src/main.c **** 	MX_USART3_UART_Init();
 1570              		.loc 1 351 2 is_stmt 1 view .LVU425
 1571 0074 FFF7FEFF 		bl	MX_GPIO_Init
 1572              	.LVL98:
 352:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 1573              		.loc 1 352 2 view .LVU426
ARM GAS  /tmp/cctT204r.s 			page 49


 1574 0078 FFF7FEFF 		bl	MX_USART3_UART_Init
 1575              	.LVL99:
 359:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 1576              		.loc 1 359 2 view .LVU427
 1577 007c 204C     		ldr	r4, .L97+4
 1578 007e 0022     		movs	r2, #0
 1579 0080 0121     		movs	r1, #1
 1580 0082 2046     		mov	r0, r4
 1581 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1582              	.LVL100:
 360:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);
 1583              		.loc 1 360 2 view .LVU428
 1584 0088 0022     		movs	r2, #0
 1585 008a 4FF48041 		mov	r1, #16384
 1586 008e 2046     		mov	r0, r4
 1587 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1588              	.LVL101:
 361:../../CM7/Core/Src/main.c **** 
 1589              		.loc 1 361 2 view .LVU429
 1590 0094 0022     		movs	r2, #0
 1591 0096 0221     		movs	r1, #2
 1592 0098 1A48     		ldr	r0, .L97+8
 1593 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1594              	.LVL102:
 363:../../CM7/Core/Src/main.c **** 	while (1)
 1595              		.loc 1 363 2 view .LVU430
 1596 009e FFF7FEFF 		bl	handshake
 1597              	.LVL103:
 1598 00a2 0AE0     		b	.L91
 1599              	.LVL104:
 1600              	.L96:
 342:../../CM7/Core/Src/main.c **** }
 1601              		.loc 1 342 1 view .LVU431
 1602 00a4 FFF7FEFF 		bl	Error_Handler
 1603              	.LVL105:
 1604              	.L86:
 1605              	.LBB16:
 372:../../CM7/Core/Src/main.c **** 			{ 
 1606              		.loc 1 372 4 is_stmt 0 view .LVU432
 1607 00a8 672B     		cmp	r3, #103
 1608 00aa 04D1     		bne	.L89
 403:../../CM7/Core/Src/main.c **** 					break;
 1609              		.loc 1 403 6 is_stmt 1 view .LVU433
 1610 00ac FFF7FEFF 		bl	perform_get_vote
 1611              	.LVL106:
 404:../../CM7/Core/Src/main.c **** 				default: 
 1612              		.loc 1 404 6 view .LVU434
 1613 00b0 01E0     		b	.L89
 1614              	.LVL107:
 1615              	.L85:
 375:../../CM7/Core/Src/main.c **** 					break;
 1616              		.loc 1 375 6 view .LVU435
 1617 00b2 FFF7FEFF 		bl	set_address
 1618              	.LVL108:
 376:../../CM7/Core/Src/main.c ****  
 1619              		.loc 1 376 6 view .LVU436
 1620              	.L89:
ARM GAS  /tmp/cctT204r.s 			page 50


 409:../../CM7/Core/Src/main.c **** 		}   
 1621              		.loc 1 409 4 view .LVU437
 1622 00b6 FFF7FEFF 		bl	reset_leds
 1623              	.LVL109:
 1624              	.LBE16:
 364:../../CM7/Core/Src/main.c **** 	{
 1625              		.loc 1 364 8 view .LVU438
 1626              	.L91:
 364:../../CM7/Core/Src/main.c **** 	{
 1627              		.loc 1 364 2 view .LVU439
 1628              	.LBB17:
 366:../../CM7/Core/Src/main.c **** 		HAL_StatusTypeDef status;
 1629              		.loc 1 366 3 view .LVU440
 367:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, command_buffer, sizeof(command_buffer), 500);
 1630              		.loc 1 367 3 view .LVU441
 368:../../CM7/Core/Src/main.c **** 
 1631              		.loc 1 368 3 view .LVU442
 368:../../CM7/Core/Src/main.c **** 
 1632              		.loc 1 368 12 is_stmt 0 view .LVU443
 1633 00ba 4FF4FA73 		mov	r3, #500
 1634 00be 0122     		movs	r2, #1
 1635 00c0 6946     		mov	r1, sp
 1636 00c2 1148     		ldr	r0, .L97+12
 1637 00c4 FFF7FEFF 		bl	HAL_UART_Receive
 1638              	.LVL110:
 370:../../CM7/Core/Src/main.c **** 		{
 1639              		.loc 1 370 3 is_stmt 1 view .LVU444
 370:../../CM7/Core/Src/main.c **** 		{
 1640              		.loc 1 370 6 is_stmt 0 view .LVU445
 1641 00c8 0028     		cmp	r0, #0
 1642 00ca F6D1     		bne	.L91
 372:../../CM7/Core/Src/main.c **** 			{ 
 1643              		.loc 1 372 4 is_stmt 1 view .LVU446
 372:../../CM7/Core/Src/main.c **** 			{ 
 1644              		.loc 1 372 27 is_stmt 0 view .LVU447
 1645 00cc 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 372:../../CM7/Core/Src/main.c **** 			{ 
 1646              		.loc 1 372 4 view .LVU448
 1647 00d0 532B     		cmp	r3, #83
 1648 00d2 EED0     		beq	.L85
 1649 00d4 E8D8     		bhi	.L86
 1650 00d6 472B     		cmp	r3, #71
 1651 00d8 0CD0     		beq	.L87
 1652 00da 522B     		cmp	r3, #82
 1653 00dc EBD1     		bne	.L89
 395:../../CM7/Core/Src/main.c **** 					perform_blob();
 1654              		.loc 1 395 6 is_stmt 1 view .LVU449
 1655 00de FFF7FEFF 		bl	perform_threshold
 1656              	.LVL111:
 396:../../CM7/Core/Src/main.c **** 					perform_project(); 
 1657              		.loc 1 396 6 view .LVU450
 1658 00e2 FFF7FEFF 		bl	perform_blob
 1659              	.LVL112:
 397:../../CM7/Core/Src/main.c **** 					perform_track();
 1660              		.loc 1 397 6 view .LVU451
 1661 00e6 FFF7FEFF 		bl	perform_project
 1662              	.LVL113:
ARM GAS  /tmp/cctT204r.s 			page 51


 398:../../CM7/Core/Src/main.c **** 					perform_vote();
 1663              		.loc 1 398 6 view .LVU452
 1664 00ea FFF7FEFF 		bl	perform_track
 1665              	.LVL114:
 399:../../CM7/Core/Src/main.c **** 					break;
 1666              		.loc 1 399 6 view .LVU453
 1667 00ee FFF7FEFF 		bl	perform_vote
 1668              	.LVL115:
 400:../../CM7/Core/Src/main.c ****   
 1669              		.loc 1 400 6 view .LVU454
 1670 00f2 E0E7     		b	.L89
 1671              	.LVL116:
 1672              	.L87:
 379:../../CM7/Core/Src/main.c **** 					break;
 1673              		.loc 1 379 6 view .LVU455
 1674 00f4 FFF7FEFF 		bl	get_address
 1675              	.LVL117:
 380:../../CM7/Core/Src/main.c ****  
 1676              		.loc 1 380 6 view .LVU456
 1677 00f8 DDE7     		b	.L89
 1678              	.L98:
 1679 00fa 00BF     		.align	2
 1680              	.L97:
 1681 00fc 00440258 		.word	1476543488
 1682 0100 00040258 		.word	1476527104
 1683 0104 00100258 		.word	1476530176
 1684 0108 00000000 		.word	.LANCHOR0
 1685              	.LBE17:
 1686              		.cfi_endproc
 1687              	.LFE155:
 1689              		.global	firstAddress
 1690              		.global	image
 1691              		.global	AXIS_IMAGE_SIZE
 1692              		.global	AXIS_RAM_START
 1693              		.global	SEND_GET_VOTE
 1694              		.global	SEND_GET_STAR
 1695              		.global	SEND_BLOB
 1696              		.global	SEND_THRESH
 1697              		.global	SEND_RUN
 1698              		.global	SEND_HANDSHAKE
 1699              		.global	SEND_ERR
 1700              		.global	SEND_ACK
 1701              		.global	SEND_GET
 1702              		.global	SEND_SET
 1703              		.global	huart3
 1704              		.section	.bss.huart3,"aw",%nobits
 1705              		.align	2
 1706              		.set	.LANCHOR0,. + 0
 1709              	huart3:
 1710 0000 00000000 		.space	148
 1710      00000000 
 1710      00000000 
 1710      00000000 
 1710      00000000 
 1711              		.section	.data.firstAddress,"aw"
 1712              		.align	2
 1715              	firstAddress:
ARM GAS  /tmp/cctT204r.s 			page 52


 1716 0000 01000000 		.word	1
 1717              		.section	.data.image,"aw"
 1718              		.align	2
 1719              		.set	.LANCHOR1,. + 0
 1722              	image:
 1723 0000 00000024 		.word	603979776
 1724              		.section	.rodata.AXIS_IMAGE_SIZE,"a"
 1725              		.align	2
 1728              	AXIS_IMAGE_SIZE:
 1729 0000 C0DF0100 		.word	122816
 1730              		.section	.rodata.AXIS_RAM_START,"a"
 1731              		.align	2
 1734              	AXIS_RAM_START:
 1735 0000 00000024 		.word	603979776
 1736              		.section	.rodata.SEND_ACK,"a"
 1739              	SEND_ACK:
 1740 0000 41       		.byte	65
 1741              		.section	.rodata.SEND_BLOB,"a"
 1744              	SEND_BLOB:
 1745 0000 65       		.byte	101
 1746              		.section	.rodata.SEND_ERR,"a"
 1749              	SEND_ERR:
 1750 0000 45       		.byte	69
 1751              		.section	.rodata.SEND_GET,"a"
 1754              	SEND_GET:
 1755 0000 47       		.byte	71
 1756              		.section	.rodata.SEND_GET_STAR,"a"
 1759              	SEND_GET_STAR:
 1760 0000 66       		.byte	102
 1761              		.section	.rodata.SEND_GET_VOTE,"a"
 1764              	SEND_GET_VOTE:
 1765 0000 67       		.byte	103
 1766              		.section	.rodata.SEND_HANDSHAKE,"a"
 1769              	SEND_HANDSHAKE:
 1770 0000 48       		.byte	72
 1771              		.section	.rodata.SEND_RUN,"a"
 1774              	SEND_RUN:
 1775 0000 52       		.byte	82
 1776              		.section	.rodata.SEND_SET,"a"
 1779              	SEND_SET:
 1780 0000 53       		.byte	83
 1781              		.section	.rodata.SEND_THRESH,"a"
 1784              	SEND_THRESH:
 1785 0000 61       		.byte	97
 1786              		.text
 1787              	.Letext0:
 1788              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1789              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1790              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1791              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1792              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1793              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1794              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1795              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1796              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1797              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1798              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
ARM GAS  /tmp/cctT204r.s 			page 53


 1799              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1800              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1801              		.file 16 "<built-in>"
ARM GAS  /tmp/cctT204r.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cctT204r.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cctT204r.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cctT204r.s:369    .text.MX_GPIO_Init:00000000000001b0 $d
     /tmp/cctT204r.s:379    .text.print_string:0000000000000000 $t
     /tmp/cctT204r.s:386    .text.print_string:0000000000000000 print_string
     /tmp/cctT204r.s:415    .text.print_string:0000000000000010 $d
     /tmp/cctT204r.s:420    .text.reset_leds:0000000000000000 $t
     /tmp/cctT204r.s:427    .text.reset_leds:0000000000000000 reset_leds
     /tmp/cctT204r.s:462    .text.reset_leds:0000000000000028 $d
     /tmp/cctT204r.s:468    .text.handshake:0000000000000000 $t
     /tmp/cctT204r.s:475    .text.handshake:0000000000000000 handshake
     /tmp/cctT204r.s:551    .text.handshake:0000000000000054 $d
     /tmp/cctT204r.s:557    .text.set_address:0000000000000000 $t
     /tmp/cctT204r.s:564    .text.set_address:0000000000000000 set_address
     /tmp/cctT204r.s:687    .text.set_address:0000000000000090 $d
     /tmp/cctT204r.s:694    .text.get_address:0000000000000000 $t
     /tmp/cctT204r.s:701    .text.get_address:0000000000000000 get_address
     /tmp/cctT204r.s:814    .text.get_address:0000000000000080 $d
     /tmp/cctT204r.s:821    .text.perform_threshold:0000000000000000 $t
     /tmp/cctT204r.s:828    .text.perform_threshold:0000000000000000 perform_threshold
     /tmp/cctT204r.s:869    .text.perform_threshold:0000000000000038 $d
     /tmp/cctT204r.s:875    .text.perform_blob:0000000000000000 $t
     /tmp/cctT204r.s:882    .text.perform_blob:0000000000000000 perform_blob
     /tmp/cctT204r.s:924    .text.perform_blob:0000000000000038 $d
     /tmp/cctT204r.s:930    .text.perform_project:0000000000000000 $t
     /tmp/cctT204r.s:937    .text.perform_project:0000000000000000 perform_project
     /tmp/cctT204r.s:977    .text.perform_project:0000000000000034 $d
     /tmp/cctT204r.s:983    .text.perform_track:0000000000000000 $t
     /tmp/cctT204r.s:990    .text.perform_track:0000000000000000 perform_track
     /tmp/cctT204r.s:1030   .text.perform_track:000000000000002c $d
     /tmp/cctT204r.s:1036   .text.perform_vote:0000000000000000 $t
     /tmp/cctT204r.s:1043   .text.perform_vote:0000000000000000 perform_vote
     /tmp/cctT204r.s:1081   .text.perform_vote:000000000000002c $d
     /tmp/cctT204r.s:1087   .text.perform_get_vote:0000000000000000 $t
     /tmp/cctT204r.s:1094   .text.perform_get_vote:0000000000000000 perform_get_vote
     /tmp/cctT204r.s:1128   .text.perform_get_vote:0000000000000020 $d
     /tmp/cctT204r.s:1133   .text.Error_Handler:0000000000000000 $t
     /tmp/cctT204r.s:1140   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cctT204r.s:1172   .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/cctT204r.s:1178   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/cctT204r.s:1277   .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/cctT204r.s:1283   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cctT204r.s:1290   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cctT204r.s:1438   .text.SystemClock_Config:000000000000009c $d
     /tmp/cctT204r.s:1444   .text.main:0000000000000000 $t
     /tmp/cctT204r.s:1451   .text.main:0000000000000000 main
     /tmp/cctT204r.s:1681   .text.main:00000000000000fc $d
     /tmp/cctT204r.s:1715   .data.firstAddress:0000000000000000 firstAddress
     /tmp/cctT204r.s:1722   .data.image:0000000000000000 image
     /tmp/cctT204r.s:1728   .rodata.AXIS_IMAGE_SIZE:0000000000000000 AXIS_IMAGE_SIZE
     /tmp/cctT204r.s:1734   .rodata.AXIS_RAM_START:0000000000000000 AXIS_RAM_START
     /tmp/cctT204r.s:1764   .rodata.SEND_GET_VOTE:0000000000000000 SEND_GET_VOTE
     /tmp/cctT204r.s:1759   .rodata.SEND_GET_STAR:0000000000000000 SEND_GET_STAR
     /tmp/cctT204r.s:1744   .rodata.SEND_BLOB:0000000000000000 SEND_BLOB
     /tmp/cctT204r.s:1784   .rodata.SEND_THRESH:0000000000000000 SEND_THRESH
ARM GAS  /tmp/cctT204r.s 			page 55


     /tmp/cctT204r.s:1774   .rodata.SEND_RUN:0000000000000000 SEND_RUN
     /tmp/cctT204r.s:1769   .rodata.SEND_HANDSHAKE:0000000000000000 SEND_HANDSHAKE
     /tmp/cctT204r.s:1749   .rodata.SEND_ERR:0000000000000000 SEND_ERR
     /tmp/cctT204r.s:1739   .rodata.SEND_ACK:0000000000000000 SEND_ACK
     /tmp/cctT204r.s:1754   .rodata.SEND_GET:0000000000000000 SEND_GET
     /tmp/cctT204r.s:1779   .rodata.SEND_SET:0000000000000000 SEND_SET
     /tmp/cctT204r.s:1709   .bss.huart3:0000000000000000 huart3
     /tmp/cctT204r.s:1705   .bss.huart3:0000000000000000 $d
     /tmp/cctT204r.s:1712   .data.firstAddress:0000000000000000 $d
     /tmp/cctT204r.s:1718   .data.image:0000000000000000 $d
     /tmp/cctT204r.s:1725   .rodata.AXIS_IMAGE_SIZE:0000000000000000 $d
     /tmp/cctT204r.s:1731   .rodata.AXIS_RAM_START:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Receive
HAL_Delay
threshold
blob
project
track
vote
get_vote
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
