$date
	Tue Apr  9 17:39:51 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module cont4bits_tb_reducido $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # enable $end
$var wire 1 $ Q [3] $end
$var wire 1 % Q [2] $end
$var wire 1 & Q [1] $end
$var wire 1 ' Q [0] $end
$var wire 1 ( TC $end

$scope module cont4bits_inst $end
$var wire 1 ) clk $end
$var wire 1 * reset_n $end
$var wire 1 + enable $end
$var reg 4 , Q [3:0] $end
$var wire 1 ( TC $end
$var wire 1 - final_cuenta $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
bx ,
x'
x&
x%
x$
x(
x-
0+
1*
0)
$end
#5000
1!
1)
#10000
0!
0)
0"
0*
b0 ,
0-
0(
0'
0&
0%
0$
#15000
1!
1)
#20000
0!
0)
1"
1*
#25000
1!
1)
#30000
0!
0)
#35000
1!
1)
1#
1+
#40000
0!
0)
#45000
1!
1)
b1 ,
1'
#50000
0!
0)
#55000
1!
1)
b10 ,
0'
1&
#60000
0!
0)
#65000
1!
1)
b11 ,
1'
#70000
0!
0)
#75000
1!
1)
b100 ,
0'
0&
1%
#80000
0!
0)
#85000
1!
1)
b101 ,
1'
#90000
0!
0)
#95000
1!
1)
0#
b110 ,
0+
0'
1&
#100000
0!
0)
#105000
1!
1)
1#
1+
#110000
0!
0)
#115000
1!
1)
