Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: music.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "music.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "music"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : music
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "music.v" in library work
Module <music> compiled
No errors in compilation
Analysis of file <"music.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <music> in library <work> with parameters.
	doo = "00000000000000001011101001011101"
	fa = "00000000000000001000101111101000"
	la = "00000000000000000110111011111001"
	mi = "00000000000000001001001111110110"
	re = "00000000000000001010011000010101"
	si = "00000000000000000110001011010111"
	sol = "00000000000000000111110010001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <music>.
	doo = 32'sb00000000000000001011101001011101
	fa = 32'sb00000000000000001000101111101000
	la = 32'sb00000000000000000110111011111001
	mi = 32'sb00000000000000001001001111110110
	re = 32'sb00000000000000001010011000010101
	si = 32'sb00000000000000000110001011010111
	sol = 32'sb00000000000000000111110010001111
WARNING:Xst:905 - "music.v" line 43: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <onoff>, <s_sol>, <s_mi>, <s_re>, <s_do>, <s_la>
Module <music> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <music>.
    Related source file is "music.v".
WARNING:Xst:647 - Input <note> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <sp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit down counter for signal <cnt1>.
    Found 32-bit down counter for signal <cnt2>.
    Found 32-bit down counter for signal <cnt3>.
    Found 32-bit down counter for signal <cnt4>.
    Found 32-bit down counter for signal <cnt5>.
    Found 32-bit down counter for signal <cnt6>.
    Found 32-bit down counter for signal <cnt7>.
    Found 1-bit register for signal <s_do>.
    Found 1-bit register for signal <s_fa>.
    Found 1-bit register for signal <s_la>.
    Found 1-bit register for signal <s_mi>.
    Found 1-bit register for signal <s_re>.
    Found 1-bit register for signal <s_si>.
    Found 1-bit register for signal <s_sol>.
    Found 6-bit up counter for signal <state>.
    Summary:
	inferred   9 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <music> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 32-bit down counter                                   : 7
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 32-bit down counter                                   : 5
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <music> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block music, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 203
 Flip-Flops                                            : 203

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : music.ngr
Top Level Output File Name         : music
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 716
#      GND                         : 1
#      INV                         : 162
#      LUT1                        : 36
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 72
#      LUT4_D                      : 1
#      MUXCY                       : 234
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 192
# FlipFlops/Latches                : 204
#      FDE                         : 5
#      FDR                         : 116
#      FDRE                        : 38
#      FDS                         : 44
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      149  out of   1920     7%  
 Number of Slice Flip Flops:            203  out of   3840     5%  
 Number of 4 input LUTs:                282  out of   3840     7%  
 Number of IOs:                          10
 Number of bonded IOBs:                   3  out of     97     3%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 203   |
sp_not0001(sp_not0001:O)           | NONE(*)(sp)            | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.487ns (Maximum Frequency: 117.826MHz)
   Minimum input arrival time before clock: 7.319ns
   Maximum output required time after clock: 7.078ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.487ns (frequency: 117.826MHz)
  Total number of paths / destination ports: 10110 / 444
-------------------------------------------------------------------------
Delay:               8.487ns (Levels of Logic = 10)
  Source:            cnt_8 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_8 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  cnt_8 (cnt_8)
     LUT4:I0->O            1   0.551   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<5> (state_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<6> (state_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           7   0.281   1.405  state_cmp_eq0000_wg_cy<7> (state_cmp_eq0000)
     LUT2:I0->O           32   0.551   1.853  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      8.487ns (4.013ns logic, 4.474ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sp_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.831ns (Levels of Logic = 2)
  Source:            onoff (PAD)
  Destination:       sp (LATCH)
  Destination Clock: sp_not0001 falling

  Data Path: onoff to sp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  onoff_IBUF (onoff_IBUF)
     LUT4:I0->O            1   0.551   0.000  sp_mux0000441 (sp_mux0000)
     LD:D                      0.203          sp
    ----------------------------------------
    Total                      2.831ns (1.575ns logic, 1.256ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              7.319ns (Levels of Logic = 3)
  Source:            onoff (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: onoff to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  onoff_IBUF (onoff_IBUF)
     LUT4:I0->O            7   0.551   1.261  state_or00001 (state_or0000)
     LUT2:I1->O           32   0.551   1.853  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      7.319ns (2.949ns logic, 4.370ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sp_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            sp (LATCH)
  Destination:       speaker (PAD)
  Source Clock:      sp_not0001 falling

  Data Path: sp to speaker
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  sp (sp)
     OBUF:I->O                 5.644          speaker_OBUF (speaker)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.41 secs
 
--> 

Total memory usage is 205844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

