# SystemC::Coverage-3
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl10n11ttogglepagev_toggle/cordic_elementoISinhu_sc_nco_tb.*].u_ce' 8198
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl11n14ttogglepagev_toggle/cordic_elementoISouthu_sc_nco_tb.*].u_ce' 8184
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n12ttogglepagev_toggle/cordic_elementoX_[0]hu_sc_nco_tb.*].u_ce' 188704
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n12ttogglepagev_toggle/cordic_elementoX_[1]hu_sc_nco_tb.*].u_ce' 176248
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n16ttogglepagev_toggle/cordic_elementoY_[0]hu_sc_nco_tb.*].u_ce' 179828
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n16ttogglepagev_toggle/cordic_elementoY_[1]hu_sc_nco_tb.*].u_ce' 181898
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n20ttogglepagev_toggle/cordic_elementoA_[0]hu_sc_nco_tb.*].u_ce' 134422
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl112n20ttogglepagev_toggle/cordic_elementoA_[1]hu_sc_nco_tb.*].u_ce' 138650
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl113n2tlinepagev_line/cordic_elementoblockS113hu_sc_nco_tb.*].u_ce' 405712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl114n3tlinepagev_line/cordic_elementoelsifS114hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl115n8tlinepagev_line/cordic_elementoelsifS115hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl116n8tlinepagev_line/cordic_elementoelsifS116hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl117n8tlinepagev_line/cordic_elementoelsifS117hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl118n8tlinepagev_line/cordic_elementoelsifS118hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl119n8tlinepagev_line/cordic_elementoifS119hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl119n9tlinepagev_line/cordic_elementoelseS120hu_sc_nco_tb.*].u_ce' 59296
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl15n11ttogglepagev_toggle/cordic_elementoRdyhu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl16n12ttogglepagev_toggle/cordic_elementoVldhu_sc_nco_tb.*].u_ce' 115440
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl3n11ttogglepagev_toggle/cordic_elementoclkhu_sc_nco_tb.*].u_ce' 811376
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[0]hu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[1]hu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[2]hu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[3]hu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[4]hu_sc_nco_tb.*].u_ce' 115472
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[5]hu_sc_nco_tb.*].u_ce' 115456
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl32n21ttogglepagev_toggle/cordic_elementoLoadCtl[6]hu_sc_nco_tb.*].u_ce' 115440
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl33n5tlinepagev_line/cordic_elementoblockS33-36hu_sc_nco_tb.*].u_ce' 405696
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl36n9tlinepagev_line/cordic_elementoblockS36-37hu_sc_nco_tb.*].u_ce' 2434176
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl4n16ttogglepagev_toggle/cordic_elementoXin[0]hu_sc_nco_tb.*].u_ce' 168110
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl4n16ttogglepagev_toggle/cordic_elementoXin[1]hu_sc_nco_tb.*].u_ce' 158376
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl42n2tlinepagev_line/cordic_elementoblockS42hu_sc_nco_tb.*].u_ce' 405696
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl42n24tbranchpagev_branch/cordic_elementoifS42hu_sc_nco_tb.*].u_ce' 57720
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl42n25tbranchpagev_branch/cordic_elementoelsehu_sc_nco_tb.*].u_ce' 347976
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n12ttogglepagev_toggle/cordic_elementoXin5[0]hu_sc_nco_tb.*].u_ce' 3134
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n12ttogglepagev_toggle/cordic_elementoXin5[1]hu_sc_nco_tb.*].u_ce' 2064
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n18ttogglepagev_toggle/cordic_elementoXin4[0]hu_sc_nco_tb.*].u_ce' 3836
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n18ttogglepagev_toggle/cordic_elementoXin4[1]hu_sc_nco_tb.*].u_ce' 4220
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n24ttogglepagev_toggle/cordic_elementoXin3[0]hu_sc_nco_tb.*].u_ce' 5230
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n24ttogglepagev_toggle/cordic_elementoXin3[1]hu_sc_nco_tb.*].u_ce' 4528
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n30ttogglepagev_toggle/cordic_elementoXin2[0]hu_sc_nco_tb.*].u_ce' 4282
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n30ttogglepagev_toggle/cordic_elementoXin2[1]hu_sc_nco_tb.*].u_ce' 4822
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n36ttogglepagev_toggle/cordic_elementoXin1[0]hu_sc_nco_tb.*].u_ce' 5034
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n36ttogglepagev_toggle/cordic_elementoXin1[1]hu_sc_nco_tb.*].u_ce' 4776
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n42ttogglepagev_toggle/cordic_elementoXin0[0]hu_sc_nco_tb.*].u_ce' 4576
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl45n42ttogglepagev_toggle/cordic_elementoXin0[1]hu_sc_nco_tb.*].u_ce' 5776
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n12ttogglepagev_toggle/cordic_elementoYin5[0]hu_sc_nco_tb.*].u_ce' 4790
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n12ttogglepagev_toggle/cordic_elementoYin5[1]hu_sc_nco_tb.*].u_ce' 3816
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n18ttogglepagev_toggle/cordic_elementoYin4[0]hu_sc_nco_tb.*].u_ce' 5904
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n18ttogglepagev_toggle/cordic_elementoYin4[1]hu_sc_nco_tb.*].u_ce' 5978
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n24ttogglepagev_toggle/cordic_elementoYin3[0]hu_sc_nco_tb.*].u_ce' 6174
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n24ttogglepagev_toggle/cordic_elementoYin3[1]hu_sc_nco_tb.*].u_ce' 7036
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n30ttogglepagev_toggle/cordic_elementoYin2[0]hu_sc_nco_tb.*].u_ce' 6778
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n30ttogglepagev_toggle/cordic_elementoYin2[1]hu_sc_nco_tb.*].u_ce' 5474
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n36ttogglepagev_toggle/cordic_elementoYin1[0]hu_sc_nco_tb.*].u_ce' 6732
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n36ttogglepagev_toggle/cordic_elementoYin1[1]hu_sc_nco_tb.*].u_ce' 6292
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n42ttogglepagev_toggle/cordic_elementoYin0[0]hu_sc_nco_tb.*].u_ce' 4378
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl46n42ttogglepagev_toggle/cordic_elementoYin0[1]hu_sc_nco_tb.*].u_ce' 6260
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n12ttogglepagev_toggle/cordic_elementoAin5[0]hu_sc_nco_tb.*].u_ce' 8228
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n12ttogglepagev_toggle/cordic_elementoAin5[1]hu_sc_nco_tb.*].u_ce' 8228
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n18ttogglepagev_toggle/cordic_elementoAin4[0]hu_sc_nco_tb.*].u_ce' 8818
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n18ttogglepagev_toggle/cordic_elementoAin4[1]hu_sc_nco_tb.*].u_ce' 8492
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n24ttogglepagev_toggle/cordic_elementoAin3[0]hu_sc_nco_tb.*].u_ce' 9828
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n24ttogglepagev_toggle/cordic_elementoAin3[1]hu_sc_nco_tb.*].u_ce' 9336
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n30ttogglepagev_toggle/cordic_elementoAin2[0]hu_sc_nco_tb.*].u_ce' 10460
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n30ttogglepagev_toggle/cordic_elementoAin2[1]hu_sc_nco_tb.*].u_ce' 10276
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n36ttogglepagev_toggle/cordic_elementoAin1[0]hu_sc_nco_tb.*].u_ce' 11112
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n36ttogglepagev_toggle/cordic_elementoAin1[1]hu_sc_nco_tb.*].u_ce' 10552
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n42ttogglepagev_toggle/cordic_elementoAin0[0]hu_sc_nco_tb.*].u_ce' 5514
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl47n42ttogglepagev_toggle/cordic_elementoAin0[1]hu_sc_nco_tb.*].u_ce' 12590
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl49n2tlinepagev_line/cordic_elementoblockS49hu_sc_nco_tb.*].u_ce' 405696
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl5n17ttogglepagev_toggle/cordic_elementoXout[0]hu_sc_nco_tb.*].u_ce' 188704
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl5n17ttogglepagev_toggle/cordic_elementoXout[1]hu_sc_nco_tb.*].u_ce' 176248
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl50n9tlinepagev_line/cordic_elementoelsifS50hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl51n14tlinepagev_line/cordic_elementoelsifS51hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl52n8tlinepagev_line/cordic_elementoelsifS52hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl53n14tlinepagev_line/cordic_elementoelsifS53hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl54n8tlinepagev_line/cordic_elementoelsifS54hu_sc_nco_tb.*].u_ce' 57736
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl55n14tbranchpagev_branch/cordic_elementoifS55hu_sc_nco_tb.*].u_ce' 57720
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl55n15tbranchpagev_branch/cordic_elementoelsehu_sc_nco_tb.*].u_ce' 59296
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl6n16ttogglepagev_toggle/cordic_elementoYin[0]hu_sc_nco_tb.*].u_ce' 159694
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl6n16ttogglepagev_toggle/cordic_elementoYin[1]hu_sc_nco_tb.*].u_ce' 164608
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl7n17ttogglepagev_toggle/cordic_elementoYout[0]hu_sc_nco_tb.*].u_ce' 179828
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl7n17ttogglepagev_toggle/cordic_elementoYout[1]hu_sc_nco_tb.*].u_ce' 181898
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[0]hu_sc_nco_tb.*].u_ce' 4576
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[10]hu_sc_nco_tb.*].u_ce' 3134
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[11]hu_sc_nco_tb.*].u_ce' 2064
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[1]hu_sc_nco_tb.*].u_ce' 5776
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[2]hu_sc_nco_tb.*].u_ce' 5034
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[3]hu_sc_nco_tb.*].u_ce' 4776
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[4]hu_sc_nco_tb.*].u_ce' 4282
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[5]hu_sc_nco_tb.*].u_ce' 4822
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[6]hu_sc_nco_tb.*].u_ce' 5230
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[7]hu_sc_nco_tb.*].u_ce' 4528
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[8]hu_sc_nco_tb.*].u_ce' 3836
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl77n21ttogglepagev_toggle/cordic_elementoXin12b[9]hu_sc_nco_tb.*].u_ce' 4220
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[0]hu_sc_nco_tb.*].u_ce' 4378
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[10]hu_sc_nco_tb.*].u_ce' 4790
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[11]hu_sc_nco_tb.*].u_ce' 3816
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[1]hu_sc_nco_tb.*].u_ce' 6260
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[2]hu_sc_nco_tb.*].u_ce' 6732
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[3]hu_sc_nco_tb.*].u_ce' 6292
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[4]hu_sc_nco_tb.*].u_ce' 6778
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[5]hu_sc_nco_tb.*].u_ce' 5474
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[6]hu_sc_nco_tb.*].u_ce' 6174
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[7]hu_sc_nco_tb.*].u_ce' 7036
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[8]hu_sc_nco_tb.*].u_ce' 5904
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl78n21ttogglepagev_toggle/cordic_elementoYin12b[9]hu_sc_nco_tb.*].u_ce' 5978
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[0]hu_sc_nco_tb.*].u_ce' 5514
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[10]hu_sc_nco_tb.*].u_ce' 8228
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[11]hu_sc_nco_tb.*].u_ce' 8228
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[1]hu_sc_nco_tb.*].u_ce' 12590
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[2]hu_sc_nco_tb.*].u_ce' 11112
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[3]hu_sc_nco_tb.*].u_ce' 10552
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[4]hu_sc_nco_tb.*].u_ce' 10460
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[5]hu_sc_nco_tb.*].u_ce' 10276
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[6]hu_sc_nco_tb.*].u_ce' 9828
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[7]hu_sc_nco_tb.*].u_ce' 9336
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[8]hu_sc_nco_tb.*].u_ce' 8818
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl79n21ttogglepagev_toggle/cordic_elementoAin12b[9]hu_sc_nco_tb.*].u_ce' 8492
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl8n15ttogglepagev_toggle/cordic_elementoAin[0]hu_sc_nco_tb.*].u_ce' 137872
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl8n15ttogglepagev_toggle/cordic_elementoAin[1]hu_sc_nco_tb.*].u_ce' 142260
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[0]hu_sc_nco_tb.*].u_ce' 5340
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[10]hu_sc_nco_tb.*].u_ce' 3488
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[11]hu_sc_nco_tb.*].u_ce' 2752
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[1]hu_sc_nco_tb.*].u_ce' 7502
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[2]hu_sc_nco_tb.*].u_ce' 6660
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[3]hu_sc_nco_tb.*].u_ce' 6378
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[4]hu_sc_nco_tb.*].u_ce' 5560
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[5]hu_sc_nco_tb.*].u_ce' 5936
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[6]hu_sc_nco_tb.*].u_ce' 6708
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[7]hu_sc_nco_tb.*].u_ce' 5538
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[8]hu_sc_nco_tb.*].u_ce' 4382
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n20ttogglepagev_toggle/cordic_elementoXcalc[9]hu_sc_nco_tb.*].u_ce' 5070
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[0]hu_sc_nco_tb.*].u_ce' 5694
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[10]hu_sc_nco_tb.*].u_ce' 5572
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[11]hu_sc_nco_tb.*].u_ce' 4258
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[1]hu_sc_nco_tb.*].u_ce' 7942
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[2]hu_sc_nco_tb.*].u_ce' 8088
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[3]hu_sc_nco_tb.*].u_ce' 8032
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[4]hu_sc_nco_tb.*].u_ce' 8128
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[5]hu_sc_nco_tb.*].u_ce' 7244
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[6]hu_sc_nco_tb.*].u_ce' 7708
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[7]hu_sc_nco_tb.*].u_ce' 8490
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[8]hu_sc_nco_tb.*].u_ce' 6990
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n27ttogglepagev_toggle/cordic_elementoYcalc[9]hu_sc_nco_tb.*].u_ce' 7032
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[0]hu_sc_nco_tb.*].u_ce' 5516
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[10]hu_sc_nco_tb.*].u_ce' 9346
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[11]hu_sc_nco_tb.*].u_ce' 9346
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[1]hu_sc_nco_tb.*].u_ce' 14162
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[2]hu_sc_nco_tb.*].u_ce' 12250
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[3]hu_sc_nco_tb.*].u_ce' 11670
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[4]hu_sc_nco_tb.*].u_ce' 11578
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[5]hu_sc_nco_tb.*].u_ce' 11394
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[6]hu_sc_nco_tb.*].u_ce' 10946
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[7]hu_sc_nco_tb.*].u_ce' 10454
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[8]hu_sc_nco_tb.*].u_ce' 9936
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl81n34ttogglepagev_toggle/cordic_elementoAcalc[9]hu_sc_nco_tb.*].u_ce' 9610
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl82n2tlinepagev_line/cordic_elementoblockS82hu_sc_nco_tb.*].u_ce' 405696
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl83n3tbranchpagev_branch/cordic_elementoifS83hu_sc_nco_tb.*].u_ce' 57720
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl83n4tbranchpagev_branch/cordic_elementoelsehu_sc_nco_tb.*].u_ce' 347976
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl84n4tbranchpagev_branch/cordic_elementoifS84hu_sc_nco_tb.*].u_ce' 50498
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl84n5tbranchpagev_branch/cordic_elementoelseS96hu_sc_nco_tb.*].u_ce' 7222
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl85n5tbranchpagev_branch/cordic_elementoifS85-88hu_sc_nco_tb.*].u_ce' 25302
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl85n6tbranchpagev_branch/cordic_elementoelseS90-93hu_sc_nco_tb.*].u_ce' 25196
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl9n16ttogglepagev_toggle/cordic_elementoAout[0]hu_sc_nco_tb.*].u_ce' 134422
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl9n16ttogglepagev_toggle/cordic_elementoAout[1]hu_sc_nco_tb.*].u_ce' 138650
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl97n5tbranchpagev_branch/cordic_elementoifS97-100hu_sc_nco_tb.*].u_ce' 4774
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/cordic_element.vl97n6tbranchpagev_branch/cordic_elementoelseS102-105hu_sc_nco_tb.*].u_ce' 2448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl11n9ttogglepagev_toggle/ncooVldhu_sc_nco_tb.*NCO.vNCO.nco' 14412
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[0]hu_sc_nco_tb.*NCO.vNCO.nco' 1036
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[10]hu_sc_nco_tb.*NCO.vNCO.nco' 1194
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[11]hu_sc_nco_tb.*NCO.vNCO.nco' 1018
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[1]hu_sc_nco_tb.*NCO.vNCO.nco' 1686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[2]hu_sc_nco_tb.*NCO.vNCO.nco' 1834
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[3]hu_sc_nco_tb.*NCO.vNCO.nco' 1814
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[4]hu_sc_nco_tb.*NCO.vNCO.nco' 1746
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[5]hu_sc_nco_tb.*NCO.vNCO.nco' 2266
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[6]hu_sc_nco_tb.*NCO.vNCO.nco' 2134
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[7]hu_sc_nco_tb.*NCO.vNCO.nco' 1938
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[8]hu_sc_nco_tb.*NCO.vNCO.nco' 1506
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl12n16ttogglepagev_toggle/ncooDout[9]hu_sc_nco_tb.*NCO.vNCO.nco' 1626
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl2n8ttogglepagev_toggle/ncooclkhu_sc_nco_tb.*NCO.vNCO.nco' 101422
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[0]hu_sc_nco_tb.*NCO.vNCO.nco' 18
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[10]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[11]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[12]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[13]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[14]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[15]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[16]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[17]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[18]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[19]hu_sc_nco_tb.*NCO.vNCO.nco' 16
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[1]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[2]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[3]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[4]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[5]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[6]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[7]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[8]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/nco.vl6n15ttogglepagev_toggle/ncooFCW[9]hu_sc_nco_tb.*NCO.vNCO.nco' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1036
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1194
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1018
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1834
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1814
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1746
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2266
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2134
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1938
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1506
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl10n18ttogglepagev_toggle/output_terminaloDout[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1626
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl11n10ttogglepagev_toggle/output_terminaloRdyhu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl12n11ttogglepagev_toggle/output_terminaloVldhu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14412
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl13n10ttogglepagev_toggle/output_terminaloISinhu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1016
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14416
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14414
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl18n21ttogglepagev_toggle/output_terminaloLoadCtl[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 14412
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl19n5tlinepagev_line/output_terminaloblockS19-22hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl22n9tlinepagev_line/output_terminaloblockS22-23hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 304272
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl27n6ttogglepagev_toggle/output_terminaloISreghu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1014
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl28n2tlinepagev_line/output_terminaloblockS28hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl28n24tbranchpagev_branch/output_terminaloifS28hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7206
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl28n25tbranchpagev_branch/output_terminaloelsehu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 43506
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl3n11ttogglepagev_toggle/output_terminaloclkhu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 101422
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n12ttogglepagev_toggle/output_terminaloXin5[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 354
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n12ttogglepagev_toggle/output_terminaloXin5[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n18ttogglepagev_toggle/output_terminaloXin4[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 546
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n18ttogglepagev_toggle/output_terminaloXin4[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 850
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n24ttogglepagev_toggle/output_terminaloXin3[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1478
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n24ttogglepagev_toggle/output_terminaloXin3[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1010
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n30ttogglepagev_toggle/output_terminaloXin2[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1278
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n30ttogglepagev_toggle/output_terminaloXin2[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1114
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n36ttogglepagev_toggle/output_terminaloXin1[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1626
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n36ttogglepagev_toggle/output_terminaloXin1[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1602
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n42ttogglepagev_toggle/output_terminaloXin0[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 764
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl31n42ttogglepagev_toggle/output_terminaloXin0[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1726
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n12ttogglepagev_toggle/output_terminaloYin5[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 782
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n12ttogglepagev_toggle/output_terminaloYin5[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 442
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n18ttogglepagev_toggle/output_terminaloYin4[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1086
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n18ttogglepagev_toggle/output_terminaloYin4[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1054
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n24ttogglepagev_toggle/output_terminaloYin3[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1534
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n24ttogglepagev_toggle/output_terminaloYin3[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1454
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n30ttogglepagev_toggle/output_terminaloYin2[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1350
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n30ttogglepagev_toggle/output_terminaloYin2[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1770
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n36ttogglepagev_toggle/output_terminaloYin1[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1356
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n36ttogglepagev_toggle/output_terminaloYin1[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1740
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n42ttogglepagev_toggle/output_terminaloYin0[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1316
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl32n42ttogglepagev_toggle/output_terminaloYin0[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1682
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl34n2tlinepagev_line/output_terminaloblockS34hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl35n9tlinepagev_line/output_terminaloelsifS35hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7208
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl36n14tlinepagev_line/output_terminaloelsifS36hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7208
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl37n8tlinepagev_line/output_terminaloelsifS37hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7208
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl38n14tlinepagev_line/output_terminaloelsifS38hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7208
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl39n8tlinepagev_line/output_terminaloelsifS39hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7208
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl40n14tbranchpagev_branch/output_terminaloifS40hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7206
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl40n15tbranchpagev_branch/output_terminaloelsehu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7466
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl47n2tlinepagev_line/output_terminaloblockS47hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 101592
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl48n3tbranchpagev_branch/output_terminaloifS48hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50652
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl48n4tbranchpagev_branch/output_terminaloelseS49hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50940
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 764
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 354
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1726
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1626
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1602
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1278
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1114
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1478
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1010
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 546
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl53n14ttogglepagev_toggle/output_terminaloXin12b[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 850
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1316
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 782
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 442
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1682
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1356
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1740
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1350
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1770
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1534
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1454
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1086
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl54n14ttogglepagev_toggle/output_terminaloYin12b[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1054
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 764
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1190
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1010
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1714
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2102
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2094
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2070
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2014
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2154
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1910
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1510
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n14ttogglepagev_toggle/output_terminaloXcalc[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1622
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1316
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1190
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1024
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1626
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1668
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1664
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1594
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2370
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 2102
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1958
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1494
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl55n21ttogglepagev_toggle/output_terminaloYcalc[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 1622
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl56n2tlinepagev_line/output_terminaloblockS56hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl57n3tbranchpagev_branch/output_terminaloifS57hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 7206
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl57n4tbranchpagev_branch/output_terminaloelsehu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 43506
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl58n4tbranchpagev_branch/output_terminaloifS58-60hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 3602
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl58n5tbranchpagev_branch/output_terminaloelseS62-64hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 3604
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl70n24tbranchpagev_branch/output_terminalocond_thenS70hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 75936
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl70n25tbranchpagev_branch/output_terminalocond_elseS70hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 76368
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl8n16ttogglepagev_toggle/output_terminaloXin[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 20594
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl8n16ttogglepagev_toggle/output_terminaloXin[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 17872
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl9n16ttogglepagev_toggle/output_terminaloYin[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 20134
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/output_terminal.vl9n16ttogglepagev_toggle/output_terminaloYin[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_ot' 17290
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14450
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl11n21ttogglepagev_toggle/phase_accumulatoroRdyCtl[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl12n2tlinepagev_line/phase_accumulatoroblockS12hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl13n3tbranchpagev_branch/phase_accumulatoroifS13hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 144
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl13n4tbranchpagev_branch/phase_accumulatoroelseS14-16hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50568
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl13n6texprpagev_expr/phase_accumulatoro(En==0) => 1hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 144
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl13n6texprpagev_expr/phase_accumulatoro(En==1) => 0hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50568
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl16n4tlinepagev_line/phase_accumulatoroblockS16-17hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 303408
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl2n11ttogglepagev_toggle/phase_accumulatoroclkhu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 101422
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[12]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[13]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[14]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[15]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[16]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[17]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[18]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[19]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 1030
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 680
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 684
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl23n13ttogglepagev_toggle/phase_accumulatoroacc_reg[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 688
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl24n13ttogglepagev_toggle/phase_accumulatoroAtmp[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 686
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl26n2tlinepagev_line/phase_accumulatoroblockS26hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl27n3tbranchpagev_branch/phase_accumulatoroifS27-29hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 144
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl27n4tbranchpagev_branch/phase_accumulatoroelseS31hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50568
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl27n7texprpagev_expr/phase_accumulatoro(En==0) => 1hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 144
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl27n7texprpagev_expr/phase_accumulatoro(En==1) => 0hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50568
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl3n10ttogglepagev_toggle/phase_accumulatoroEnhu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 2
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl32n4tbranchpagev_branch/phase_accumulatoroifS32,34hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl32n5tbranchpagev_branch/phase_accumulatoroelsehu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 43344
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl37n5tlinepagev_line/phase_accumulatoroelsifS37-38hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 1312
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl39n10tlinepagev_line/phase_accumulatoroifS39-40hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 2300
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl39n11tlinepagev_line/phase_accumulatoroelseS42hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 3612
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 18
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[10]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[11]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[12]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[13]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[14]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[15]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[16]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[17]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[18]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[19]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 16
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[2]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[3]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[4]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[5]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[6]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[7]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[8]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl4n17ttogglepagev_toggle/phase_accumulatoroFCW[9]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 30
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl48n2tlinepagev_line/phase_accumulatoroblockS48hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50712
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl49n3tbranchpagev_branch/phase_accumulatoroifS49hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7366
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl49n4tbranchpagev_branch/phase_accumulatoroelsehu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 43346
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl5n12ttogglepagev_toggle/phase_accumulatoroVldhu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 14448
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n19texprpagev_expr/phase_accumulatoro(acc_reg[19]==0 && acc_reg[18]==0) => 0hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 2616
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n19texprpagev_expr/phase_accumulatoro(acc_reg[19]==0 && acc_reg[18]==1) => 1hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 1312
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n19texprpagev_expr/phase_accumulatoro(acc_reg[19]==1 && acc_reg[18]==0) => 1hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 2300
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n19texprpagev_expr/phase_accumulatoro(acc_reg[19]==1 && acc_reg[18]==1) => 0hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 1138
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n4tbranchpagev_branch/phase_accumulatoroifS50hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 3612
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl50n5tbranchpagev_branch/phase_accumulatoroelseS51hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 3754
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl56n2tlinepagev_line/phase_accumulatoroblockS56hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 50714
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl57n3tlinepagev_line/phase_accumulatoroelsifS57hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl58n8tlinepagev_line/phase_accumulatoroelsifS58hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl59n8tlinepagev_line/phase_accumulatoroelsifS59hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl6n20ttogglepagev_toggle/phase_accumulatoroAout[0]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 15858
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl6n20ttogglepagev_toggle/phase_accumulatoroAout[1]hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 15702
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl60n8tlinepagev_line/phase_accumulatoroelsifS60hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl61n8tlinepagev_line/phase_accumulatoroelsifS61hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7224
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl62n8tlinepagev_line/phase_accumulatoroifS62hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7368
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl62n9tlinepagev_line/phase_accumulatoroelseS63hu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 7226
C 'f/home/haeun/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_0_Top_NCO/source/rtl/phase_accumulator.vl7n15ttogglepagev_toggle/phase_accumulatoroISouthu_sc_nco_tb.*NCO.vNCO.nco.u_pa' 1030
