#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 25 11:03:41 2021
# Process ID: 58208
# Current directory: C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1
# Command line: vivado.exe -log spi_register_bank_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_register_bank_top.tcl
# Log file: C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1/spi_register_bank_top.vds
# Journal file: C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spi_register_bank_top.tcl -notrace
Command: synth_design -top spi_register_bank_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_register_bank_top' [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/new/spi_register_bank_top.v:23]
	Parameter MsgBitCount bound to: 32 - type: integer 
	Parameter AddrCmndMsgSize bound to: 16 - type: integer 
	Parameter DataMsgSize bound to: 16 - type: integer 
	Parameter SPIAddrSize bound to: 15 - type: integer 
	Parameter StringModuleAddrSize bound to: 8 - type: integer 
	Parameter PROGRAM_ID bound to: 16'b0000000100000000 
	Parameter VERSION_LARGE bound to: 12'b000000000000 
	Parameter VERSION_SMALL bound to: 4'b0010 
	Parameter MAX_SPI_ADDR bound to: 15'b111111111111111 
	Parameter STRING_DATA_BASE1 bound to: 12'b000000000000 
	Parameter STRING_DATA_END1 bound to: 12'b000011111111 
	Parameter STRING_DATA_BASE2 bound to: 12'b000100000000 
	Parameter STRING_DATA_END2 bound to: 12'b000111111111 
INFO: [Synth 8-6157] synthesizing module 'SPI_slave' [C:/Users/devin/Workspaces/VivadoWorkspace/SharedVivado/SPI_slave.v:23]
	Parameter MsgBitCount bound to: 32 - type: integer 
	Parameter AddrCmndMsgSize bound to: 16 - type: integer 
	Parameter DataMsgSize bound to: 16 - type: integer 
	Parameter AddrSize bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_slave' (1#1) [C:/Users/devin/Workspaces/VivadoWorkspace/SharedVivado/SPI_slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'DualPortRamCtrl' [C:/Users/devin/Workspaces/VivadoWorkspace/SharedVivado/DualPortRamCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DualPortRamCtrl' (2#1) [C:/Users/devin/Workspaces/VivadoWorkspace/SharedVivado/DualPortRamCtrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'test_string_module' [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/new/test_string_module.v:23]
	Parameter AddrSize bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'string_module_blk_mem' [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1/.Xil/Vivado-58208-DESKTOP-7S00QLE/realtime/string_module_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'string_module_blk_mem' (3#1) [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1/.Xil/Vivado-58208-DESKTOP-7S00QLE/realtime/string_module_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_string_module' (4#1) [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/new/test_string_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi_register_bank_top' (5#1) [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/new/spi_register_bank_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.012 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1026.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/ip/string_module_blk_mem/string_module_blk_mem/string_module_blk_mem_in_context.xdc] for cell 'string_module_inst1/module_memory'
Finished Parsing XDC File [c:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/ip/string_module_blk_mem/string_module_blk_mem/string_module_blk_mem_in_context.xdc] for cell 'string_module_inst1/module_memory'
Parsing XDC File [c:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/ip/string_module_blk_mem/string_module_blk_mem/string_module_blk_mem_in_context.xdc] for cell 'string_module_inst2/module_memory'
Finished Parsing XDC File [c:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/sources_1/ip/string_module_blk_mem/string_module_blk_mem/string_module_blk_mem_in_context.xdc] for cell 'string_module_inst2/module_memory'
Parsing XDC File [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/constrs_1/new/spi_register.xdc]
Finished Parsing XDC File [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/constrs_1/new/spi_register.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.srcs/constrs_1/new/spi_register.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_register_bank_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_register_bank_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1070.113 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'string_module_inst1/module_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'string_module_inst2/module_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for string_module_inst1/module_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for string_module_inst2/module_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin web[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin addrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst1/module_memory  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin web[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin addrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \string_module_inst2/module_memory  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |string_module_blk_mem |         2|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |string_module_blk_mem  |     1|
|2     |string_module_blk_mem_ |     1|
|3     |BUFG                   |     1|
|4     |LUT1                   |     5|
|5     |LUT2                   |     6|
|6     |LUT3                   |    20|
|7     |LUT4                   |    25|
|8     |LUT5                   |    58|
|9     |LUT6                   |    37|
|10    |MUXF7                  |     4|
|11    |FDRE                   |   252|
|12    |IBUF                   |     7|
|13    |OBUF                   |     2|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 52 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1074.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.270 ; gain = 48.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1074.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 52 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1074.270 ; gain = 48.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/devin/Workspaces/VivadoWorkspace/spi_register_bank/spi_register_bank.runs/synth_1/spi_register_bank_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_register_bank_top_utilization_synth.rpt -pb spi_register_bank_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 25 11:04:12 2021...
