Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Mar 19 09:38:32 2019
| Host         : tla12.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |    33 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                    |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                                     | micro_processor/DATA_reg[7][0]       |                2 |              5 |
|  CLK_IBUF_BUFG | micro_processor/FSM_sequential_CurrState[4]_i_1_n_0 | RESET_IBUF                           |                4 |              5 |
|  CLK_IBUF_BUFG | micro_processor/FB_ADDR_reg[14][0]                  | RESET_IBUF                           |                1 |              7 |
|  CLK_IBUF_BUFG | micro_processor/E[0]                                | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | micro_processor/CurrRegB[7]_i_1_n_0                 | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | micro_processor/CurrRegA[7]_i_1_n_0                 | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | micro_processor/CurrProgCounter[7]_i_1_n_0          | RESET_IBUF                           |                7 |              8 |
|  CLK_IBUF_BUFG | micro_processor/CurrProgContext[7]_i_1_n_0          | RESET_IBUF                           |                5 |              8 |
|  CLK_IBUF_BUFG | micro_processor/CurrBusDataOutWE_i_1_n_0            | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | micro_processor/FB_ADDR_reg[7][0]                   | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | vga/vga/HonSynCounter/E[0]                          | RESET_IBUF                           |                2 |              9 |
|  CLK_IBUF_BUFG | vga/vga/Bit2Counter/E[0]                            | RESET_IBUF                           |                4 |             10 |
|  CLK_IBUF_BUFG | micro_processor/CONFIG_COLOURS_reg[15][0]           | RESET_IBUF                           |               11 |             16 |
|  CLK_IBUF_BUFG |                                                     | vga/vga/HonSynCounter/colour_reg[15] |                9 |             16 |
|  CLK_IBUF_BUFG |                                                     |                                      |               10 |             17 |
|  CLK_IBUF_BUFG | timer/Timer[0]_i_2_n_0                              | micro_processor/Timer_reg[31]        |                8 |             32 |
|  CLK_IBUF_BUFG | timer/TargetReached1                                | RESET_IBUF                           |                8 |             32 |
|  CLK_IBUF_BUFG |                                                     | RESET_IBUF                           |               28 |             66 |
+----------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+


