{"Tariq Samad": [0, ["Towards a natural language interface for CAD", ["Tariq Samad", "Stephen W. Director"], "https://doi.org/10.1145/317825.317826", "dac", 1985]], "Stephen W. Director": [0, ["Towards a natural language interface for CAD", ["Tariq Samad", "Stephen W. Director"], "https://doi.org/10.1145/317825.317826", "dac", 1985]], "Alberto Di Janni": [0, ["Unified user interface for a CAD system", ["Alberto Di Janni", "Margherita Italiano"], "https://doi.org/10.1145/317825.317827", "dac", 1985]], "Margherita Italiano": [0, ["Unified user interface for a CAD system", ["Alberto Di Janni", "Margherita Italiano"], "https://doi.org/10.1145/317825.317827", "dac", 1985]], "Cyrus Bamji": [0, ["A design by example regular structure generator", ["Cyrus Bamji", "Charles E. Hauck", "Jonathan Allen"], "https://doi.org/10.1145/317825.317828", "dac", 1985]], "Charles E. Hauck": [0, ["A design by example regular structure generator", ["Cyrus Bamji", "Charles E. Hauck", "Jonathan Allen"], "https://doi.org/10.1145/317825.317828", "dac", 1985]], "Jonathan Allen": [0, ["A design by example regular structure generator", ["Cyrus Bamji", "Charles E. Hauck", "Jonathan Allen"], "https://doi.org/10.1145/317825.317828", "dac", 1985]], "S. C. Hughes": [0, ["A technique for distributed execution of design automation tools", ["S. C. Hughes", "D. B. Lewis", "C. J. Rimkus"], "https://doi.org/10.1145/317825.317829", "dac", 1985]], "D. B. Lewis": [0, ["A technique for distributed execution of design automation tools", ["S. C. Hughes", "D. B. Lewis", "C. J. Rimkus"], "https://doi.org/10.1145/317825.317829", "dac", 1985]], "C. J. Rimkus": [0, ["A technique for distributed execution of design automation tools", ["S. C. Hughes", "D. B. Lewis", "C. J. Rimkus"], "https://doi.org/10.1145/317825.317829", "dac", 1985]], "Ellen J. Yoffa": [0, ["ACORN: a local customization approach to DCVS physical design", ["Ellen J. Yoffa", "Peter S. Hauge"], "https://doi.org/10.1145/317825.317830", "dac", 1985]], "Peter S. Hauge": [0, ["ACORN: a local customization approach to DCVS physical design", ["Ellen J. Yoffa", "Peter S. Hauge"], "https://doi.org/10.1145/317825.317830", "dac", 1985]], "Tak-Kwong Ng": [0, ["Generation of layouts from MOS circuit schematics: a graph theoretic approach", ["Tak-Kwong Ng", "S. Lennart Johnsson"], "https://doi.org/10.1145/317825.317831", "dac", 1985]], "S. Lennart Johnsson": [0, ["Generation of layouts from MOS circuit schematics: a graph theoretic approach", ["Tak-Kwong Ng", "S. Lennart Johnsson"], "https://doi.org/10.1145/317825.317831", "dac", 1985]], "Shigeo Noda": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Hitoshi Yoshizawa": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Etsuko Fukuda": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Haruo Kato": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Hiroshi Kawanishi": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Takashi Fujii": [0, ["Automatic layout algorithms for function blocks of CMOS gate arrays", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", "dac", 1985]], "Gabriele Saucier": [0, ["Systematic and optimized layout of MOS cells", ["Gabriele Saucier", "Ghislaine Thuau"], "https://doi.org/10.1145/317825.317833", "dac", 1985]], "Ghislaine Thuau": [0, ["Systematic and optimized layout of MOS cells", ["Gabriele Saucier", "Ghislaine Thuau"], "https://doi.org/10.1145/317825.317833", "dac", 1985]], "C. Durward Rogers": [0, ["MCNC's vertically integrated symbolic design system", ["C. Durward Rogers", "Jonathan B. Rosenberg", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317834", "dac", 1985]], "Jonathan B. Rosenberg": [0, ["MCNC's vertically integrated symbolic design system", ["C. Durward Rogers", "Jonathan B. Rosenberg", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317834", "dac", 1985], ["Auto-interactive schematics to layout translation", ["Jonathan B. Rosenberg"], "https://doi.org/10.1145/317825.317837", "dac", 1985]], "Stephen W. Daniel": [0, ["MCNC's vertically integrated symbolic design system", ["C. Durward Rogers", "Jonathan B. Rosenberg", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317834", "dac", 1985], ["A fully automatic hierarchical compactor", ["George Entenman", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317835", "dac", 1985], ["The VIVID system approach to technology independence: the matster technology file system", ["Phillip Smtih", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317836", "dac", 1985]], "George Entenman": [0, ["A fully automatic hierarchical compactor", ["George Entenman", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317835", "dac", 1985]], "Phillip Smtih": [0, ["The VIVID system approach to technology independence: the matster technology file system", ["Phillip Smtih", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317836", "dac", 1985]], "Al Lowenstein": [0, ["Importance of standards (tutorial session)", ["Al Lowenstein", "Greg Winter"], "https://doi.org/10.1145/317825.317839", "dac", 1985]], "Greg Winter": [0, ["Importance of standards (tutorial session)", ["Al Lowenstein", "Greg Winter"], "https://doi.org/10.1145/317825.317839", "dac", 1985]], "Roger J. Pachter": [0, ["Computer aided (CA) tools integration and related standards development in a multi-vendor universe (panel session)", ["Roger J. Pachter"], "https://doi.org/10.1145/317825.317840", "dac", 1985]], "John A. Pierro": [0, ["Mechanical design/analysis integration on Apollo workstations", ["John A. Pierro", "George F. Donnellan"], "https://doi.org/10.1145/317825.317841", "dac", 1985]], "George F. Donnellan": [0, ["Mechanical design/analysis integration on Apollo workstations", ["John A. Pierro", "George F. Donnellan"], "https://doi.org/10.1145/317825.317841", "dac", 1985]], "Raj Abraham": [0, ["Custom microcomputers for CAD optimization software", ["Raj Abraham"], "https://doi.org/10.1145/317825.317842", "dac", 1985]], "Yehuda E. Kalay": [0, ["A database management approach to CAD/CAM systems integration", ["Yehuda E. Kalay"], "https://doi.org/10.1145/317825.317843", "dac", 1985]], "Malgorzata Marek-Sadowska": [0, ["Two-dimensional router for double layer layout", ["Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/317825.317844", "dac", 1985]], "Michael Burstein": [0, ["Timing influenced layout design", ["Michael Burstein", "Mary N. Youssef"], "https://doi.org/10.1145/317825.317845", "dac", 1985]], "Mary N. Youssef": [0, ["Timing influenced layout design", ["Michael Burstein", "Mary N. Youssef"], "https://doi.org/10.1145/317825.317845", "dac", 1985]], "J. N. Song": [0.5, ["An algorithm for one and half layer channel routing", ["J. N. Song", "Y. K. Chen"], "https://doi.org/10.1145/317825.317846", "dac", 1985]], "Y. K. Chen": [0, ["An algorithm for one and half layer channel routing", ["J. N. Song", "Y. K. Chen"], "https://doi.org/10.1145/317825.317846", "dac", 1985]], "B. Hennion": [0, ["A new algorithm for third generation circuit simulators: the one-step relaxation method", ["B. Hennion", "P. Senn", "D. Coquelle"], "https://doi.org/10.1145/317825.317847", "dac", 1985]], "P. Senn": [0, ["A new algorithm for third generation circuit simulators: the one-step relaxation method", ["B. Hennion", "P. Senn", "D. Coquelle"], "https://doi.org/10.1145/317825.317847", "dac", 1985]], "D. Coquelle": [0, ["A new algorithm for third generation circuit simulators: the one-step relaxation method", ["B. Hennion", "P. Senn", "D. Coquelle"], "https://doi.org/10.1145/317825.317847", "dac", 1985]], "Mark D. Matson": [0, ["Macromodeling of digital MOS VLSI Circuits", ["Mark D. Matson"], "https://doi.org/10.1145/317825.317848", "dac", 1985]], "Michiaki Muraoka": [0, ["ACTAS: an accurate timing analysis system for VLSI", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", "dac", 1985]], "Hirokazu Iida": [0, ["ACTAS: an accurate timing analysis system for VLSI", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", "dac", 1985]], "Hideyuki Kikuchihara": [0, ["ACTAS: an accurate timing analysis system for VLSI", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", "dac", 1985]], "Michio Murakami": [0, ["ACTAS: an accurate timing analysis system for VLSI", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", "dac", 1985]], "Kazuyuki Hirakawa": [0, ["ACTAS: an accurate timing analysis system for VLSI", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", "dac", 1985], ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Cecelia Jankowski": [0, ["Engineering workstation applications to systems design (panel session): life above the IC", ["Cecelia Jankowski"], "https://doi.org/10.1145/317825.317850", "dac", 1985]], "J. P. Simmons Jr.": [0, ["Early verification of prototype tooling for IC designs (tutorial)", ["J. P. Simmons Jr."], "https://doi.org/10.1145/317825.317851", "dac", 1985]], "Steven T. Healey": [0, ["Decomposition of logic networks into silicon", ["Steven T. Healey", "Daniel D. Gajski"], "https://doi.org/10.1145/317825.317852", "dac", 1985]], "Daniel D. Gajski": [0, ["Decomposition of logic networks into silicon", ["Steven T. Healey", "Daniel D. Gajski"], "https://doi.org/10.1145/317825.317852", "dac", 1985]], "Christopher Rowen": [0, ["SWAMI: a flexible logic implementation system", ["Christopher Rowen", "John L. Hennessy"], "https://doi.org/10.1145/317825.317853", "dac", 1985]], "John L. Hennessy": [0, ["SWAMI: a flexible logic implementation system", ["Christopher Rowen", "John L. Hennessy"], "https://doi.org/10.1145/317825.317853", "dac", 1985]], "David E. Krekelberg": [0, ["Yet another silicon compiler", ["David E. Krekelberg", "Gerald E. Sobelman", "Chu S. Jhon"], "https://doi.org/10.1145/317825.317854", "dac", 1985]], "Gerald E. Sobelman": [0, ["Yet another silicon compiler", ["David E. Krekelberg", "Gerald E. Sobelman", "Chu S. Jhon"], "https://doi.org/10.1145/317825.317854", "dac", 1985]], "Chu S. Jhon": [0, ["Yet another silicon compiler", ["David E. Krekelberg", "Gerald E. Sobelman", "Chu S. Jhon"], "https://doi.org/10.1145/317825.317854", "dac", 1985]], "Jose Monteiro da Mata": [0, ["ALLENDE: a procedural language for the hierarchical specification of VLSI layouts", ["Jose Monteiro da Mata"], "https://doi.org/10.1145/317825.317855", "dac", 1985]], "H. S. Fung": [0, ["Design for testability in a silicon compilation environment", ["H. S. Fung", "S. Hirschhorn", "R. Kulkarni"], "https://doi.org/10.1145/317825.317857", "dac", 1985]], "S. Hirschhorn": [0, ["Design for testability in a silicon compilation environment", ["H. S. Fung", "S. Hirschhorn", "R. Kulkarni"], "https://doi.org/10.1145/317825.317857", "dac", 1985]], "R. Kulkarni": [0, ["Design for testability in a silicon compilation environment", ["H. S. Fung", "S. Hirschhorn", "R. Kulkarni"], "https://doi.org/10.1145/317825.317857", "dac", 1985]], "Ruey-Sing Wei": [0, ["PLATYPUS: a PLA test pattern generation tool", ["Ruey-Sing Wei", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/317825.317856", "dac", 1985]], "Alberto L. Sangiovanni-Vincentelli": [0, ["PLATYPUS: a PLA test pattern generation tool", ["Ruey-Sing Wei", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/317825.317856", "dac", 1985]], "Hans-Joachim Wunderlich": [0, ["PROTEST: a tool for probabilistic testability analysis", ["Hans-Joachim Wunderlich"], "https://doi.org/10.1145/317825.317858", "dac", 1985]], "Takuji Ogihara": [0, ["PATEGE: an automatic DC parametric test generation system for series gated ECL circuits", ["Takuji Ogihara", "Shuichi Saruyama", "Shinichi Murai"], "https://doi.org/10.1145/317825.317859", "dac", 1985]], "Shuichi Saruyama": [0, ["PATEGE: an automatic DC parametric test generation system for series gated ECL circuits", ["Takuji Ogihara", "Shuichi Saruyama", "Shinichi Murai"], "https://doi.org/10.1145/317825.317859", "dac", 1985]], "Shinichi Murai": [0, ["PATEGE: an automatic DC parametric test generation system for series gated ECL circuits", ["Takuji Ogihara", "Shuichi Saruyama", "Shinichi Murai"], "https://doi.org/10.1145/317825.317859", "dac", 1985]], "Prathima Agrawal": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985], ["Multiple output minimization", ["Prathima Agrawal", "Vishwani D. Agrawal", "Nripendra N. Biswas"], "https://doi.org/10.1145/317825.317962", "dac", 1985], ["Transistor level test generation for MOS circuits", ["Madhukar K. Reddy", "Sudhakar M. Reddy", "Prathima Agrawal"], "https://doi.org/10.1145/317825.318007", "dac", 1985]], "Frederick L. Cohen": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Chet A. Palesko": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Hung-Fai Stephen Law": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Mark Miller": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Mike Price": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "David W. Smith": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Nicholas P. Van Brunt": [0, ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", "dac", 1985]], "Francine S. Frome": [0, ["Course, video, and manual dexterity (tutorial): tailoring training to CAD users", ["Francine S. Frome"], "https://doi.org/10.1145/317825.317863", "dac", 1985]], "Timothy Blackman": [0, ["The Silc silicon compiler: language and features", ["Timothy Blackman", "Jeffrey R. Fox", "Christopher Rosebrugh"], "https://doi.org/10.1145/317825.317864", "dac", 1985]], "Jeffrey R. Fox": [0, ["The Silc silicon compiler: language and features", ["Timothy Blackman", "Jeffrey R. Fox", "Christopher Rosebrugh"], "https://doi.org/10.1145/317825.317864", "dac", 1985]], "Christopher Rosebrugh": [0, ["The Silc silicon compiler: language and features", ["Timothy Blackman", "Jeffrey R. Fox", "Christopher Rosebrugh"], "https://doi.org/10.1145/317825.317864", "dac", 1985]], "F. Meshkinpour": [0, ["A functional language for description and design of digital systems: sequential constructs", ["F. Meshkinpour", "Milos D. Ercegovac"], "https://doi.org/10.1145/317825.317865", "dac", 1985]], "Milos D. Ercegovac": [0, ["A functional language for description and design of digital systems: sequential constructs", ["F. Meshkinpour", "Milos D. Ercegovac"], "https://doi.org/10.1145/317825.317865", "dac", 1985]], "Warren E. Cory": [0, ["Layla: a VLSI layout language", ["Warren E. Cory"], "https://doi.org/10.1145/317825.317866", "dac", 1985]], "Thaddeus J. Kowalski": [0, ["The VLSI design automation assistant: what's in a knowledge base", ["Thaddeus J. Kowalski", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317867", "dac", 1985]], "Donald E. Thomas": [0, ["The VLSI design automation assistant: what's in a knowledge base", ["Thaddeus J. Kowalski", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317867", "dac", 1985], ["Synthesis by delayed binding of decisions", ["Jayanth V. Rajan", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317914", "dac", 1985], ["Linking the behavioral and structural dominis of representation in a synthesis system", ["Robert L. Blackburn", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317915", "dac", 1985], ["A model of design representation and synthesis", ["Robert A. Walker", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317928", "dac", 1985]], "Melvin A. Breuer": [0, ["A knowledge based system for selecting a test methodology for a PLA", ["Melvin A. Breuer", "Xi-an Zhu"], "https://doi.org/10.1145/317825.317868", "dac", 1985], ["The construction of minimal area power and ground nets for VLSI circuits", ["Salim U. Chowdhury", "Melvin A. Breuer"], "https://doi.org/10.1145/317825.317996", "dac", 1985]], "Xi-an Zhu": [0, ["A knowledge based system for selecting a test methodology for a PLA", ["Melvin A. Breuer", "Xi-an Zhu"], "https://doi.org/10.1145/317825.317868", "dac", 1985]], "Rostam Joobbani": [0, ["WEAVER: a knowledge-based routing expert", ["Rostam Joobbani", "Daniel P. Siewiorek"], "https://doi.org/10.1145/317825.317869", "dac", 1985]], "Daniel P. Siewiorek": [0, ["WEAVER: a knowledge-based routing expert", ["Rostam Joobbani", "Daniel P. Siewiorek"], "https://doi.org/10.1145/317825.317869", "dac", 1985]], "Neil Bergmann": [0, ["Generalised CMOS-a technology independent CMOS IC design style", ["Neil Bergmann"], "https://doi.org/10.1145/317825.317870", "dac", 1985]], "Kung-Chao Chu": [3.511150836743582e-07, ["Technology tracking for VLSI layout design tools", ["Kung-Chao Chu", "Y. Edmund Lien"], "https://doi.org/10.1145/317825.317871", "dac", 1985]], "Y. Edmund Lien": [0, ["Technology tracking for VLSI layout design tools", ["Kung-Chao Chu", "Y. Edmund Lien"], "https://doi.org/10.1145/317825.317871", "dac", 1985]], "Walter S. Scott": [0, ["Magic's circuit extractor", ["Walter S. Scott", "John K. Ousterhout"], "https://doi.org/10.1145/317825.317872", "dac", 1985]], "John K. Ousterhout": [0, ["Magic's circuit extractor", ["Walter S. Scott", "John K. Ousterhout"], "https://doi.org/10.1145/317825.317872", "dac", 1985]], "Louis Scheffer": [0, ["Hierarchical analysis of IC artwork with user defined abstraction rules", ["Louis Scheffer", "Ronny Soetarman"], "https://doi.org/10.1145/317825.317873", "dac", 1985]], "Ronny Soetarman": [0, ["Hierarchical analysis of IC artwork with user defined abstraction rules", ["Louis Scheffer", "Ronny Soetarman"], "https://doi.org/10.1145/317825.317873", "dac", 1985]], "George E. Bier": [0, ["An algorithm for design rule checking on a multiprocessor", ["George E. Bier", "Andrew R. Pleszkun"], "https://doi.org/10.1145/317825.317874", "dac", 1985]], "Andrew R. Pleszkun": [0, ["An algorithm for design rule checking on a multiprocessor", ["George E. Bier", "Andrew R. Pleszkun"], "https://doi.org/10.1145/317825.317874", "dac", 1985]], "Erich Barke": [0, ["Resistance calculation from mask artwork data by finite element method", ["Erich Barke"], "https://doi.org/10.1145/317825.317875", "dac", 1985]], "Thomas R. Smith": [0, ["A data architecture for an uncertain design and manufacturing environment", ["Thomas R. Smith"], "https://doi.org/10.1145/317825.317876", "dac", 1985]], "Andrzej J. Strojwas": [0, ["CMU-CAM system", ["Andrzej J. Strojwas"], "https://doi.org/10.1145/317825.317877", "dac", 1985]], "Keith S. Reid-Green": [0, ["Cost-effective computer-aided manufacturing of prototype parts", ["Keith S. Reid-Green"], "https://doi.org/10.1145/317825.317878", "dac", 1985]], "Kai-Hsiung Chang": [1.552736324933468e-11, ["A knowledge based planning system for mechanical assembly usign robots", ["Kai-Hsiung Chang", "William G. Wee"], "https://doi.org/10.1145/317825.317879", "dac", 1985]], "William G. Wee": [0, ["A knowledge based planning system for mechanical assembly usign robots", ["Kai-Hsiung Chang", "William G. Wee"], "https://doi.org/10.1145/317825.317879", "dac", 1985]], "Susan L. Taylor": [0, ["Layout design-lessons from the Jedi designer (tutorial session)", ["Susan L. Taylor", "Roderic Beresford", "Theodore Sabety"], "https://doi.org/10.1145/317825.317880", "dac", 1985]], "Roderic Beresford": [0, ["Layout design-lessons from the Jedi designer (tutorial session)", ["Susan L. Taylor", "Roderic Beresford", "Theodore Sabety"], "https://doi.org/10.1145/317825.317880", "dac", 1985]], "Theodore Sabety": [0, ["Layout design-lessons from the Jedi designer (tutorial session)", ["Susan L. Taylor", "Roderic Beresford", "Theodore Sabety"], "https://doi.org/10.1145/317825.317880", "dac", 1985]], "Winfried Hahn": [7.078438096080886e-12, ["MuSiC: an event-flow computer for fast simulation of digital systems", ["Winfried Hahn", "Kristian Fischer"], "https://doi.org/10.1145/317825.317882", "dac", 1985]], "Kristian Fischer": [0, ["MuSiC: an event-flow computer for fast simulation of digital systems", ["Winfried Hahn", "Kristian Fischer"], "https://doi.org/10.1145/317825.317882", "dac", 1985]], "David M. Lewis": [0, ["A hardware engine for analogue mode simulation of MOS digital circuits", ["David M. Lewis"], "https://doi.org/10.1145/317825.317911", "dac", 1985]], "Patrick M. Hefferan": [0, ["The STE-264 accelerated electronic CAD system", ["Patrick M. Hefferan", "Robert J. Smith II", "Val Burdick", "Donald L. Nelson"], "https://doi.org/10.1145/317825.317912", "dac", 1985], ["Star's envoling design environment: a user's perspective on CAE", ["Gary B. Goates", "Patrick M. Hefferan", "Robert J. Smith II", "Randy Harris"], "https://doi.org/10.1145/317825.317949", "dac", 1985]], "Robert J. Smith II": [0, ["The STE-264 accelerated electronic CAD system", ["Patrick M. Hefferan", "Robert J. Smith II", "Val Burdick", "Donald L. Nelson"], "https://doi.org/10.1145/317825.317912", "dac", 1985], ["Star's envoling design environment: a user's perspective on CAE", ["Gary B. Goates", "Patrick M. Hefferan", "Robert J. Smith II", "Randy Harris"], "https://doi.org/10.1145/317825.317949", "dac", 1985]], "Val Burdick": [0, ["The STE-264 accelerated electronic CAD system", ["Patrick M. Hefferan", "Robert J. Smith II", "Val Burdick", "Donald L. Nelson"], "https://doi.org/10.1145/317825.317912", "dac", 1985]], "Donald L. Nelson": [0, ["The STE-264 accelerated electronic CAD system", ["Patrick M. Hefferan", "Robert J. Smith II", "Val Burdick", "Donald L. Nelson"], "https://doi.org/10.1145/317825.317912", "dac", 1985]], "Philip M. Spira": [0, ["Hardware acceleration of gate array layout", ["Philip M. Spira", "Carl Hage"], "https://doi.org/10.1145/317825.317913", "dac", 1985]], "Carl Hage": [0, ["Hardware acceleration of gate array layout", ["Philip M. Spira", "Carl Hage"], "https://doi.org/10.1145/317825.317913", "dac", 1985]], "Jayanth V. Rajan": [0, ["Synthesis by delayed binding of decisions", ["Jayanth V. Rajan", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317914", "dac", 1985]], "Robert L. Blackburn": [0, ["Linking the behavioral and structural dominis of representation in a synthesis system", ["Robert L. Blackburn", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317915", "dac", 1985]], "Kumar Ramayya": [0, ["An automated data path synthesizer for a canonic structure, implementable in VLSI", ["Kumar Ramayya", "Anshul Kumar", "Surendra Prasad"], "https://doi.org/10.1145/317825.317916", "dac", 1985]], "Anshul Kumar": [0, ["An automated data path synthesizer for a canonic structure, implementable in VLSI", ["Kumar Ramayya", "Anshul Kumar", "Surendra Prasad"], "https://doi.org/10.1145/317825.317916", "dac", 1985], ["Automatic generation of digital system schematic diagrams", ["Anjali Arya", "Anshul Kumar", "V. V. Swaminathan", "Amit Misra"], "https://doi.org/10.1145/317825.317917", "dac", 1985]], "Surendra Prasad": [0, ["An automated data path synthesizer for a canonic structure, implementable in VLSI", ["Kumar Ramayya", "Anshul Kumar", "Surendra Prasad"], "https://doi.org/10.1145/317825.317916", "dac", 1985]], "Anjali Arya": [0, ["Automatic generation of digital system schematic diagrams", ["Anjali Arya", "Anshul Kumar", "V. V. Swaminathan", "Amit Misra"], "https://doi.org/10.1145/317825.317917", "dac", 1985]], "V. V. Swaminathan": [0, ["Automatic generation of digital system schematic diagrams", ["Anjali Arya", "Anshul Kumar", "V. V. Swaminathan", "Amit Misra"], "https://doi.org/10.1145/317825.317917", "dac", 1985]], "Amit Misra": [0, ["Automatic generation of digital system schematic diagrams", ["Anjali Arya", "Anshul Kumar", "V. V. Swaminathan", "Amit Misra"], "https://doi.org/10.1145/317825.317917", "dac", 1985]], "Y. Eric Cho": [4.787095349456649e-05, ["A subjective review of compaction (tutorial session)", ["Y. Eric Cho"], "https://doi.org/10.1145/317825.317918", "dac", 1985]], "Michael R. Wayne": [0, ["Looking for Mr. \"Turnkey\"", ["Michael R. Wayne", "Susan M. Braun"], "https://doi.org/10.1145/317825.317919", "dac", 1985]], "Susan M. Braun": [0, ["Looking for Mr. \"Turnkey\"", ["Michael R. Wayne", "Susan M. Braun"], "https://doi.org/10.1145/317825.317919", "dac", 1985]], "Marianne Winslett Wilkins": [0, ["Relational and entity-relationship model databases and specialized design files in VLSI design", ["Marianne Winslett Wilkins", "Richard Berlin", "Thomas H. Payne", "Gio Wiederhold"], "https://doi.org/10.1145/317825.317920", "dac", 1985]], "Richard Berlin": [0, ["Relational and entity-relationship model databases and specialized design files in VLSI design", ["Marianne Winslett Wilkins", "Richard Berlin", "Thomas H. Payne", "Gio Wiederhold"], "https://doi.org/10.1145/317825.317920", "dac", 1985]], "Thomas H. Payne": [0, ["Relational and entity-relationship model databases and specialized design files in VLSI design", ["Marianne Winslett Wilkins", "Richard Berlin", "Thomas H. Payne", "Gio Wiederhold"], "https://doi.org/10.1145/317825.317920", "dac", 1985]], "Gio Wiederhold": [0, ["Relational and entity-relationship model databases and specialized design files in VLSI design", ["Marianne Winslett Wilkins", "Richard Berlin", "Thomas H. Payne", "Gio Wiederhold"], "https://doi.org/10.1145/317825.317920", "dac", 1985]], "Connie U. Smith": [0, ["An architecture design and assessment system for software/hardware codesign", ["Connie U. Smith", "Geoffrey A. Frank", "John L. Cuadrado"], "https://doi.org/10.1145/317825.317921", "dac", 1985]], "Geoffrey A. Frank": [0, ["An architecture design and assessment system for software/hardware codesign", ["Connie U. Smith", "Geoffrey A. Frank", "John L. Cuadrado"], "https://doi.org/10.1145/317825.317921", "dac", 1985]], "John L. Cuadrado": [0, ["An architecture design and assessment system for software/hardware codesign", ["Connie U. Smith", "Geoffrey A. Frank", "John L. Cuadrado"], "https://doi.org/10.1145/317825.317921", "dac", 1985]], "Steve Perry": [0, ["Yield analysis modeling", ["Steve Perry", "Mike Mitchell", "David J. Pilling"], "https://doi.org/10.1145/317825.317922", "dac", 1985]], "Mike Mitchell": [0, ["Yield analysis modeling", ["Steve Perry", "Mike Mitchell", "David J. Pilling"], "https://doi.org/10.1145/317825.317922", "dac", 1985]], "David J. Pilling": [0, ["Yield analysis modeling", ["Steve Perry", "Mike Mitchell", "David J. Pilling"], "https://doi.org/10.1145/317825.317922", "dac", 1985]], "Takeshi Sakata": [0, ["A circuit comparison system for bipolar linear LSI", ["Takeshi Sakata", "Aritoyo Kishimoto"], "https://doi.org/10.1145/317825.317923", "dac", 1985]], "Aritoyo Kishimoto": [0, ["A circuit comparison system for bipolar linear LSI", ["Takeshi Sakata", "Aritoyo Kishimoto"], "https://doi.org/10.1145/317825.317923", "dac", 1985]], "Russel L. Steinweg": [0, ["Silicon compilation of gate array bases", ["Russel L. Steinweg", "Susan J. Aguirre", "Kerry Pierce", "Scott Nance"], "https://doi.org/10.1145/317825.317924", "dac", 1985]], "Susan J. Aguirre": [0, ["Silicon compilation of gate array bases", ["Russel L. Steinweg", "Susan J. Aguirre", "Kerry Pierce", "Scott Nance"], "https://doi.org/10.1145/317825.317924", "dac", 1985]], "Kerry Pierce": [0, ["Silicon compilation of gate array bases", ["Russel L. Steinweg", "Susan J. Aguirre", "Kerry Pierce", "Scott Nance"], "https://doi.org/10.1145/317825.317924", "dac", 1985]], "Scott Nance": [0, ["Silicon compilation of gate array bases", ["Russel L. Steinweg", "Susan J. Aguirre", "Kerry Pierce", "Scott Nance"], "https://doi.org/10.1145/317825.317924", "dac", 1985]], "M. Iachponi": [0, ["A hierarchical gate array architecture and design methodology", ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"], "https://doi.org/10.1145/317825.317925", "dac", 1985]], "D. Vail": [0, ["A hierarchical gate array architecture and design methodology", ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"], "https://doi.org/10.1145/317825.317925", "dac", 1985]], "S. Bierly": [0, ["A hierarchical gate array architecture and design methodology", ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"], "https://doi.org/10.1145/317825.317925", "dac", 1985]], "A. Ignatowski": [0, ["A hierarchical gate array architecture and design methodology", ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"], "https://doi.org/10.1145/317825.317925", "dac", 1985]], "C. P. Hsu": [0, ["ALPS2: a standard cell layout system for double-layer metal technology", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", "dac", 1985]], "B. N. Tien": [0, ["ALPS2: a standard cell layout system for double-layer metal technology", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", "dac", 1985]], "K. Chow": [0, ["ALPS2: a standard cell layout system for double-layer metal technology", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", "dac", 1985]], "R. A. Perry": [0, ["ALPS2: a standard cell layout system for double-layer metal technology", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", "dac", 1985]], "J. Tang": [0, ["ALPS2: a standard cell layout system for double-layer metal technology", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", "dac", 1985]], "Hart Anway": [0, ["PLINT layout system for VLSI chips", ["Hart Anway", "Greg Farnham", "Rebecca Reid"], "https://doi.org/10.1145/317825.317927", "dac", 1985]], "Greg Farnham": [0, ["PLINT layout system for VLSI chips", ["Hart Anway", "Greg Farnham", "Rebecca Reid"], "https://doi.org/10.1145/317825.317927", "dac", 1985]], "Rebecca Reid": [0, ["PLINT layout system for VLSI chips", ["Hart Anway", "Greg Farnham", "Rebecca Reid"], "https://doi.org/10.1145/317825.317927", "dac", 1985]], "Robert A. Walker": [0, ["A model of design representation and synthesis", ["Robert A. Walker", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317928", "dac", 1985]], "Norbert Giambiasi": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "B. MacGee": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "R. LBath": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "L. Demians dArchimbaud": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "C. Delorme": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "P. Roux": [0, ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", "dac", 1985], ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "James C. Althoff": [0, ["A behavioral modeling system for cell compilers", ["James C. Althoff", "Robert D. Shur"], "https://doi.org/10.1145/317825.317930", "dac", 1985]], "Robert D. Shur": [0, ["A behavioral modeling system for cell compilers", ["James C. Althoff", "Robert D. Shur"], "https://doi.org/10.1145/317825.317930", "dac", 1985]], "Raul Camposano": [0, ["Synthesis techniques for digital systems design", ["Raul Camposano"], "https://doi.org/10.1145/317825.317931", "dac", 1985]], "Charles W. Rose": [0, ["Integrating stochastic performance analysis with system design tools", ["Charles W. Rose", "Marcus Buchnen", "Yatin Trivedi"], "https://doi.org/10.1145/317825.317932", "dac", 1985]], "Marcus Buchnen": [0, ["Integrating stochastic performance analysis with system design tools", ["Charles W. Rose", "Marcus Buchnen", "Yatin Trivedi"], "https://doi.org/10.1145/317825.317932", "dac", 1985]], "Yatin Trivedi": [0, ["Integrating stochastic performance analysis with system design tools", ["Charles W. Rose", "Marcus Buchnen", "Yatin Trivedi"], "https://doi.org/10.1145/317825.317932", "dac", 1985]], "Nohbyung Park": [0.990628719329834, ["Synthesis of optimal clocking schemes", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/317825.317933", "dac", 1985]], "Alice C. Parker": [0, ["Synthesis of optimal clocking schemes", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/317825.317933", "dac", 1985], ["The ADAM advanced design automation system: overview, planner and natural language interface", ["John J. Granacki", "David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/317825.317970", "dac", 1985]], "Rob A. Rutenbar": [0, ["Future directions for DA machine research (panel session)", ["Rob A. Rutenbar"], "https://doi.org/10.1145/317825.317934", "dac", 1985]], "Robert P. Collins": [0, ["The impact of technological advances on programmable controller s(tutorial session)", ["Robert P. Collins", "William J. Ketelhut"], "https://doi.org/10.1145/317825.317935", "dac", 1985]], "William J. Ketelhut": [0, ["The impact of technological advances on programmable controller s(tutorial session)", ["Robert P. Collins", "William J. Ketelhut"], "https://doi.org/10.1145/317825.317935", "dac", 1985]], "Hidekazu Terai": [0, ["A routing procedure for mixed array of custom macros and standard cells", ["Hidekazu Terai", "Michiyoshi Hayase", "Tokinori Kozawa"], "https://doi.org/10.1145/317825.317936", "dac", 1985]], "Michiyoshi Hayase": [0, ["A routing procedure for mixed array of custom macros and standard cells", ["Hidekazu Terai", "Michiyoshi Hayase", "Tokinori Kozawa"], "https://doi.org/10.1145/317825.317936", "dac", 1985]], "Tokinori Kozawa": [0, ["A routing procedure for mixed array of custom macros and standard cells", ["Hidekazu Terai", "Michiyoshi Hayase", "Tokinori Kozawa"], "https://doi.org/10.1145/317825.317936", "dac", 1985]], "A. C. Finch": [0, ["A method for gridless routing of printed circuit boards", ["A. C. Finch", "K. J. Mackenzie", "G. J. Balsdon", "G. Symonds"], "https://doi.org/10.1145/317825.317937", "dac", 1985]], "K. J. Mackenzie": [0, ["A method for gridless routing of printed circuit boards", ["A. C. Finch", "K. J. Mackenzie", "G. J. Balsdon", "G. Symonds"], "https://doi.org/10.1145/317825.317937", "dac", 1985]], "G. J. Balsdon": [0, ["A method for gridless routing of printed circuit boards", ["A. C. Finch", "K. J. Mackenzie", "G. J. Balsdon", "G. Symonds"], "https://doi.org/10.1145/317825.317937", "dac", 1985]], "G. Symonds": [0, ["A method for gridless routing of printed circuit boards", ["A. C. Finch", "K. J. Mackenzie", "G. J. Balsdon", "G. Symonds"], "https://doi.org/10.1145/317825.317937", "dac", 1985]], "Sangyong Han": [0.3571969047188759, ["Layering algorithms for single row routing", ["Sangyong Han", "Sartaj Sahni"], "https://doi.org/10.1145/317825.317938", "dac", 1985]], "Sartaj Sahni": [0, ["Layering algorithms for single row routing", ["Sangyong Han", "Sartaj Sahni"], "https://doi.org/10.1145/317825.317938", "dac", 1985], ["Experiments with simulated annealing", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/317825.317977", "dac", 1985]], "Robert Leonard Joseph": [0, ["An expert systems approach to completing partially routed printed circuit boards", ["Robert Leonard Joseph"], "https://doi.org/10.1145/317825.317939", "dac", 1985]], "W. M. Budney": [0, ["MIDAS: integrated CAD for total system design", ["W. M. Budney", "S. K. Holewa"], "https://doi.org/10.1145/317825.317940", "dac", 1985]], "S. K. Holewa": [0, ["MIDAS: integrated CAD for total system design", ["W. M. Budney", "S. K. Holewa"], "https://doi.org/10.1145/317825.317940", "dac", 1985]], "Shigenobu Suzuki": [0, ["Integrated design system for supercomputer SX-1/SX-2", ["Shigenobu Suzuki", "Kazutoshi Takahashi", "Takao Sugimoto", "Mikio Kuwata"], "https://doi.org/10.1145/317825.317941", "dac", 1985]], "Kazutoshi Takahashi": [0, ["Integrated design system for supercomputer SX-1/SX-2", ["Shigenobu Suzuki", "Kazutoshi Takahashi", "Takao Sugimoto", "Mikio Kuwata"], "https://doi.org/10.1145/317825.317941", "dac", 1985]], "Takao Sugimoto": [0, ["Integrated design system for supercomputer SX-1/SX-2", ["Shigenobu Suzuki", "Kazutoshi Takahashi", "Takao Sugimoto", "Mikio Kuwata"], "https://doi.org/10.1145/317825.317941", "dac", 1985]], "Mikio Kuwata": [0, ["Integrated design system for supercomputer SX-1/SX-2", ["Shigenobu Suzuki", "Kazutoshi Takahashi", "Takao Sugimoto", "Mikio Kuwata"], "https://doi.org/10.1145/317825.317941", "dac", 1985]], "A. F. Hutchings": [0, ["Integrated VLSI CAD systems at Digital Equipment Corporation", ["A. F. Hutchings", "R. J. Bonneau", "W. M. Fisher"], "https://doi.org/10.1145/317825.317942", "dac", 1985]], "R. J. Bonneau": [0, ["Integrated VLSI CAD systems at Digital Equipment Corporation", ["A. F. Hutchings", "R. J. Bonneau", "W. M. Fisher"], "https://doi.org/10.1145/317825.317942", "dac", 1985]], "W. M. Fisher": [0, ["Integrated VLSI CAD systems at Digital Equipment Corporation", ["A. F. Hutchings", "R. J. Bonneau", "W. M. Fisher"], "https://doi.org/10.1145/317825.317942", "dac", 1985]], "N. J. Elias": [0, ["The ITT VLSI design system: CAD integration in a multi-national environment", ["N. J. Elias", "R. J. Byrne", "A. D. Close", "Robert M. McDermott"], "https://doi.org/10.1145/317825.317943", "dac", 1985]], "R. J. Byrne": [0, ["The ITT VLSI design system: CAD integration in a multi-national environment", ["N. J. Elias", "R. J. Byrne", "A. D. Close", "Robert M. McDermott"], "https://doi.org/10.1145/317825.317943", "dac", 1985]], "A. D. Close": [0, ["The ITT VLSI design system: CAD integration in a multi-national environment", ["N. J. Elias", "R. J. Byrne", "A. D. Close", "Robert M. McDermott"], "https://doi.org/10.1145/317825.317943", "dac", 1985]], "Robert M. McDermott": [0, ["The ITT VLSI design system: CAD integration in a multi-national environment", ["N. J. Elias", "R. J. Byrne", "A. D. Close", "Robert M. McDermott"], "https://doi.org/10.1145/317825.317943", "dac", 1985]], "John Lowell": [0, ["Computer aided design for analog applications (panel session): an assessment", ["John Lowell"], "https://doi.org/10.1145/317825.317944", "dac", 1985]], "E. T. Grinthal": [0, ["Software quality assurance for CAD (tutorial)", ["E. T. Grinthal"], "https://doi.org/10.1145/317825.317945", "dac", 1985]], "Christopher W. Pidgeon": [0, ["Development concerns for a software design quality expert system", ["Christopher W. Pidgeon", "Peter A. Freeman"], "https://doi.org/10.1145/317825.317946", "dac", 1985]], "Peter A. Freeman": [0, ["Development concerns for a software design quality expert system", ["Christopher W. Pidgeon", "Peter A. Freeman"], "https://doi.org/10.1145/317825.317946", "dac", 1985]], "Howard B. Schutzman": [0, ["ICHABOD: a data base manager for design automation applications", ["Howard B. Schutzman"], "https://doi.org/10.1145/317825.317947", "dac", 1985]], "G. P. Barabino": [0, ["A module for improving data access and management in an integrated CAD environment", ["G. P. Barabino", "G. S. Barabino", "G. Bisio", "Michele Marchesi"], "https://doi.org/10.1145/317825.317948", "dac", 1985]], "G. S. Barabino": [0, ["A module for improving data access and management in an integrated CAD environment", ["G. P. Barabino", "G. S. Barabino", "G. Bisio", "Michele Marchesi"], "https://doi.org/10.1145/317825.317948", "dac", 1985]], "G. Bisio": [0, ["A module for improving data access and management in an integrated CAD environment", ["G. P. Barabino", "G. S. Barabino", "G. Bisio", "Michele Marchesi"], "https://doi.org/10.1145/317825.317948", "dac", 1985]], "Michele Marchesi": [0, ["A module for improving data access and management in an integrated CAD environment", ["G. P. Barabino", "G. S. Barabino", "G. Bisio", "Michele Marchesi"], "https://doi.org/10.1145/317825.317948", "dac", 1985]], "Gary B. Goates": [0, ["Star's envoling design environment: a user's perspective on CAE", ["Gary B. Goates", "Patrick M. Hefferan", "Robert J. Smith II", "Randy Harris"], "https://doi.org/10.1145/317825.317949", "dac", 1985]], "Randy Harris": [0, ["Star's envoling design environment: a user's perspective on CAE", ["Gary B. Goates", "Patrick M. Hefferan", "Robert J. Smith II", "Randy Harris"], "https://doi.org/10.1145/317825.317949", "dac", 1985]], "Natalie Royal": [0, ["A case study in process independence", ["Natalie Royal", "John Hunter", "Irene Buchanan"], "https://doi.org/10.1145/317825.317950", "dac", 1985]], "John Hunter": [0, ["A case study in process independence", ["Natalie Royal", "John Hunter", "Irene Buchanan"], "https://doi.org/10.1145/317825.317950", "dac", 1985], ["Portability in silicon CAE", ["John P. Gray", "John Hunter"], "https://doi.org/10.1145/317825.317951", "dac", 1985]], "Irene Buchanan": [0, ["A case study in process independence", ["Natalie Royal", "John Hunter", "Irene Buchanan"], "https://doi.org/10.1145/317825.317950", "dac", 1985]], "John P. Gray": [0, ["Portability in silicon CAE", ["John P. Gray", "John Hunter"], "https://doi.org/10.1145/317825.317951", "dac", 1985]], "Lu Sha": [0, ["An analytical algorithm for placement of arbitrarily sized rectangular blocks", ["Lu Sha", "Robert W. Dutton"], "https://doi.org/10.1145/317825.317952", "dac", 1985]], "Robert W. Dutton": [0, ["An analytical algorithm for placement of arbitrarily sized rectangular blocks", ["Lu Sha", "Robert W. Dutton"], "https://doi.org/10.1145/317825.317952", "dac", 1985]], "John P. Blanks": [0, ["Near-optimal placement using a quadratic objective function", ["John P. Blanks"], "https://doi.org/10.1145/317825.317953", "dac", 1985]], "Gotaro Odawara": [0, ["Knowledge-based placement technique for printed wiring boards", ["Gotaro Odawara", "Kazuhiko Iijima", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/317825.317954", "dac", 1985], ["Diagrammatic function description of microprocessor and data-flow processor", ["Gotaro Odawara", "Masahiro Tomita", "Ichiro Ogata"], "https://doi.org/10.1145/317825.317971", "dac", 1985]], "Kazuhiko Iijima": [0, ["Knowledge-based placement technique for printed wiring boards", ["Gotaro Odawara", "Kazuhiko Iijima", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/317825.317954", "dac", 1985]], "Kazutoshi Wakabayashi": [0, ["Knowledge-based placement technique for printed wiring boards", ["Gotaro Odawara", "Kazuhiko Iijima", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/317825.317954", "dac", 1985]], "C. Roy": [0, ["An object-oriented swicth-level simulator", ["C. Roy", "L.-P. Demers", "Eduard Cerny", "Jan Gecsei"], "https://doi.org/10.1145/317825.317955", "dac", 1985]], "L.-P. Demers": [0, ["An object-oriented swicth-level simulator", ["C. Roy", "L.-P. Demers", "Eduard Cerny", "Jan Gecsei"], "https://doi.org/10.1145/317825.317955", "dac", 1985]], "Eduard Cerny": [0, ["An object-oriented swicth-level simulator", ["C. Roy", "L.-P. Demers", "Eduard Cerny", "Jan Gecsei"], "https://doi.org/10.1145/317825.317955", "dac", 1985]], "Jan Gecsei": [0, ["An object-oriented swicth-level simulator", ["C. Roy", "L.-P. Demers", "Eduard Cerny", "Jan Gecsei"], "https://doi.org/10.1145/317825.317955", "dac", 1985]], "Richard H. Lathrop": [0, ["An extensible object-oriented mixed-mod functional simulation system", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/317825.317956", "dac", 1985]], "Robert S. Kirk": [0, ["An extensible object-oriented mixed-mod functional simulation system", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/317825.317956", "dac", 1985]], "V. Ashok": [0, ["Modeling switch-level simulation using data flow", ["V. Ashok", "Roger L. Costello", "P. Sadayappan"], "https://doi.org/10.1145/317825.317957", "dac", 1985]], "Roger L. Costello": [0, ["Modeling switch-level simulation using data flow", ["V. Ashok", "Roger L. Costello", "P. Sadayappan"], "https://doi.org/10.1145/317825.317957", "dac", 1985]], "P. Sadayappan": [0, ["Modeling switch-level simulation using data flow", ["V. Ashok", "Roger L. Costello", "P. Sadayappan"], "https://doi.org/10.1145/317825.317957", "dac", 1985]], "Robert V. Zara": [0, ["Building a layered database for design automation", ["Robert V. Zara", "David R. Henke"], "https://doi.org/10.1145/317825.317958", "dac", 1985], ["An abstract machine data structure for non-procedural functional models", ["Robert V. Zara", "Kevin Rose", "Ghulam Nurie", "Harish Sarin"], "https://doi.org/10.1145/317825.317979", "dac", 1985]], "David R. Henke": [0, ["Building a layered database for design automation", ["Robert V. Zara", "David R. Henke"], "https://doi.org/10.1145/317825.317958", "dac", 1985]], "Paul McLellan": [0, ["Effective data management for VLSI design", ["Paul McLellan"], "https://doi.org/10.1145/317825.317959", "dac", 1985]], "Eric Schell": [0, ["CADTOOLS: a CAD algorithm development system", ["Eric Schell", "M. Ray Mercer"], "https://doi.org/10.1145/317825.317960", "dac", 1985]], "M. Ray Mercer": [0, ["CADTOOLS: a CAD algorithm development system", ["Eric Schell", "M. Ray Mercer"], "https://doi.org/10.1145/317825.317960", "dac", 1985]], "Michel Dagenais": [0, ["The McBOOLE logic minimizer", ["Michel Dagenais", "Vinod K. Agarwal", "Nicholas C. Rumin"], "https://doi.org/10.1145/317825.317961", "dac", 1985]], "Vinod K. Agarwal": [0, ["The McBOOLE logic minimizer", ["Michel Dagenais", "Vinod K. Agarwal", "Nicholas C. Rumin"], "https://doi.org/10.1145/317825.317961", "dac", 1985]], "Nicholas C. Rumin": [0, ["The McBOOLE logic minimizer", ["Michel Dagenais", "Vinod K. Agarwal", "Nicholas C. Rumin"], "https://doi.org/10.1145/317825.317961", "dac", 1985]], "Vishwani D. Agrawal": [0, ["Multiple output minimization", ["Prathima Agrawal", "Vishwani D. Agrawal", "Nripendra N. Biswas"], "https://doi.org/10.1145/317825.317962", "dac", 1985]], "Nripendra N. Biswas": [0, ["Multiple output minimization", ["Prathima Agrawal", "Vishwani D. Agrawal", "Nripendra N. Biswas"], "https://doi.org/10.1145/317825.317962", "dac", 1985]], "Kye S. Hedlund": [0, ["Electrical optimization of PLAs", ["Kye S. Hedlund"], "https://doi.org/10.1145/317825.317963", "dac", 1985]], "Randal E. Bryant": [0, ["Symbolic manipulation of Boolean functions using a graphical representation", ["Randal E. Bryant"], "https://doi.org/10.1145/317825.317964", "dac", 1985], ["Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator", ["Randal E. Bryant", "Michael Dd. Schuster"], "https://doi.org/10.1145/317825.317968", "dac", 1985]], "Yiwan Wong": [0, ["Hierarchical circuit verification", ["Yiwan Wong"], "https://doi.org/10.1145/317825.317965", "dac", 1985]], "J. Doug Tygar": [0, ["Efficient netlist comparison using hierarchy and randomization", ["J. Doug Tygar", "Ron Ellickson"], "https://doi.org/10.1145/317825.317966", "dac", 1985]], "Ron Ellickson": [0, ["Efficient netlist comparison using hierarchy and randomization", ["J. Doug Tygar", "Ron Ellickson"], "https://doi.org/10.1145/317825.317966", "dac", 1985]], "Nandakumar N. Tendolkar": [0, ["Analysis of timing failures due to random AC defects in VLSI modules", ["Nandakumar N. Tendolkar"], "https://doi.org/10.1145/317825.317967", "dac", 1985]], "Michael Dd. Schuster": [0, ["Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator", ["Randal E. Bryant", "Michael Dd. Schuster"], "https://doi.org/10.1145/317825.317968", "dac", 1985]], "Anil K. Gupta": [0, ["Functional fault modeling and simulation for VLSI devices", ["Anil K. Gupta", "James R. Armstrong"], "https://doi.org/10.1145/317825.317969", "dac", 1985]], "James R. Armstrong": [0, ["Functional fault modeling and simulation for VLSI devices", ["Anil K. Gupta", "James R. Armstrong"], "https://doi.org/10.1145/317825.317969", "dac", 1985]], "John J. Granacki": [0, ["The ADAM advanced design automation system: overview, planner and natural language interface", ["John J. Granacki", "David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/317825.317970", "dac", 1985]], "David Knapp": [0, ["The ADAM advanced design automation system: overview, planner and natural language interface", ["John J. Granacki", "David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/317825.317970", "dac", 1985]], "Masahiro Tomita": [0, ["Diagrammatic function description of microprocessor and data-flow processor", ["Gotaro Odawara", "Masahiro Tomita", "Ichiro Ogata"], "https://doi.org/10.1145/317825.317971", "dac", 1985]], "Ichiro Ogata": [0, ["Diagrammatic function description of microprocessor and data-flow processor", ["Gotaro Odawara", "Masahiro Tomita", "Ichiro Ogata"], "https://doi.org/10.1145/317825.317971", "dac", 1985]], "Edward H. Frank": [0, ["Switch-level simulation of VLSI using a special-purpose data-driven computer", ["Edward H. Frank"], "https://doi.org/10.1145/317825.317972", "dac", 1985]], "Peter J. M. van Laarhoven": [0, ["PHIPLA-a new algorithm for logic minimization", ["Peter J. M. van Laarhoven", "Emile H. L. Aarts", "Marc Davio"], "https://doi.org/10.1145/317825.317973", "dac", 1985]], "Emile H. L. Aarts": [0, ["PHIPLA-a new algorithm for logic minimization", ["Peter J. M. van Laarhoven", "Emile H. L. Aarts", "Marc Davio"], "https://doi.org/10.1145/317825.317973", "dac", 1985]], "Marc Davio": [0, ["PHIPLA-a new algorithm for logic minimization", ["Peter J. M. van Laarhoven", "Emile H. L. Aarts", "Marc Davio"], "https://doi.org/10.1145/317825.317973", "dac", 1985]], "Yue-Sun Kuo": [0, ["A heuristic algorithm for PLA block folding", ["Yue-Sun Kuo", "C. Chen", "T. C. Hu"], "https://doi.org/10.1145/317825.317975", "dac", 1985]], "C. Chen": [0, ["A heuristic algorithm for PLA block folding", ["Yue-Sun Kuo", "C. Chen", "T. C. Hu"], "https://doi.org/10.1145/317825.317975", "dac", 1985]], "T. C. Hu": [0, ["A heuristic algorithm for PLA block folding", ["Yue-Sun Kuo", "C. Chen", "T. C. Hu"], "https://doi.org/10.1145/317825.317975", "dac", 1985]], "Surendra Nahar": [0, ["Experiments with simulated annealing", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/317825.317977", "dac", 1985]], "Eugene Shragowitz": [0, ["Experiments with simulated annealing", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/317825.317977", "dac", 1985]], "Kevin Rose": [0, ["An abstract machine data structure for non-procedural functional models", ["Robert V. Zara", "Kevin Rose", "Ghulam Nurie", "Harish Sarin"], "https://doi.org/10.1145/317825.317979", "dac", 1985]], "Ghulam Nurie": [0, ["An abstract machine data structure for non-procedural functional models", ["Robert V. Zara", "Kevin Rose", "Ghulam Nurie", "Harish Sarin"], "https://doi.org/10.1145/317825.317979", "dac", 1985]], "Harish Sarin": [0, ["An abstract machine data structure for non-procedural functional models", ["Robert V. Zara", "Kevin Rose", "Ghulam Nurie", "Harish Sarin"], "https://doi.org/10.1145/317825.317979", "dac", 1985]], "Vighneswara Row Mokkarala": [0, ["A unified approach to simulation and timing verification at the functional level", ["Vighneswara Row Mokkarala", "Antony Fan", "Ravi Apte"], "https://doi.org/10.1145/317825.317981", "dac", 1985]], "Antony Fan": [0, ["A unified approach to simulation and timing verification at the functional level", ["Vighneswara Row Mokkarala", "Antony Fan", "Ravi Apte"], "https://doi.org/10.1145/317825.317981", "dac", 1985]], "Ravi Apte": [0, ["A unified approach to simulation and timing verification at the functional level", ["Vighneswara Row Mokkarala", "Antony Fan", "Ravi Apte"], "https://doi.org/10.1145/317825.317981", "dac", 1985]], "Thomas J. Schaefer": [0, ["A transistor-level logic-with-timing simulator for MOS circuits", ["Thomas J. Schaefer"], "https://doi.org/10.1145/317825.317982", "dac", 1985]], "Yoshiyuki Koseki": [0, ["PLAYER: a PLA design system for VLSI's", ["Yoshiyuki Koseki", "Teruhiko Yamada"], "https://doi.org/10.1145/317825.317983", "dac", 1985]], "Teruhiko Yamada": [0, ["PLAYER: a PLA design system for VLSI's", ["Yoshiyuki Koseki", "Teruhiko Yamada"], "https://doi.org/10.1145/317825.317983", "dac", 1985]], "Robert Dwyer": [0, ["The integration of an advanced gate array router into a fully automated design system", ["Robert Dwyer", "Stephen Morris", "Edward Bard", "Daniel Green"], "https://doi.org/10.1145/317825.317985", "dac", 1985]], "Stephen Morris": [0, ["The integration of an advanced gate array router into a fully automated design system", ["Robert Dwyer", "Stephen Morris", "Edward Bard", "Daniel Green"], "https://doi.org/10.1145/317825.317985", "dac", 1985]], "Edward Bard": [0, ["The integration of an advanced gate array router into a fully automated design system", ["Robert Dwyer", "Stephen Morris", "Edward Bard", "Daniel Green"], "https://doi.org/10.1145/317825.317985", "dac", 1985]], "Daniel Green": [0, ["The integration of an advanced gate array router into a fully automated design system", ["Robert Dwyer", "Stephen Morris", "Edward Bard", "Daniel Green"], "https://doi.org/10.1145/317825.317985", "dac", 1985]], "Louise T. Lemaire": [0, ["GAMMA: a fast prototype design, build, and test process", ["Louise T. Lemaire"], "https://doi.org/10.1145/317825.317987", "dac", 1985]], "Dwight D. Hill": [0, ["Effective use of virtual grid compaction in macro-module generators", ["Dwight D. Hill", "John P. Fishburn", "Mary Diane Palmer Leland"], "https://doi.org/10.1145/317825.317989", "dac", 1985]], "John P. Fishburn": [0, ["Effective use of virtual grid compaction in macro-module generators", ["Dwight D. Hill", "John P. Fishburn", "Mary Diane Palmer Leland"], "https://doi.org/10.1145/317825.317989", "dac", 1985]], "Mary Diane Palmer Leland": [0, ["Effective use of virtual grid compaction in macro-module generators", ["Dwight D. Hill", "John P. Fishburn", "Mary Diane Palmer Leland"], "https://doi.org/10.1145/317825.317989", "dac", 1985]], "William H. Kao": [0, ["Algorithms for automatic transistor sizing in CMOS digital circuits", ["William H. Kao", "Nader Fathi", "Chia-Hao Lee"], "https://doi.org/10.1145/317825.317991", "dac", 1985]], "Nader Fathi": [0, ["Algorithms for automatic transistor sizing in CMOS digital circuits", ["William H. Kao", "Nader Fathi", "Chia-Hao Lee"], "https://doi.org/10.1145/317825.317991", "dac", 1985]], "Chia-Hao Lee": [2.9909123178128993e-08, ["Algorithms for automatic transistor sizing in CMOS digital circuits", ["William H. Kao", "Nader Fathi", "Chia-Hao Lee"], "https://doi.org/10.1145/317825.317991", "dac", 1985]], "Hiroshi Andou": [0, ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Ichiro Yamamoto": [0, ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Yuuko Mori": [0, ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Yutaka Koike": [0, ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Kimikatsu Shouji": [0, ["Automatic routing algorithm for VLSI", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", "dac", 1985]], "Stef van Vlierberghe": [0, ["Symbolic hierarchical artwork generation system", ["Stef van Vlierberghe", "Jeff Rijmenants", "Walter Heyns"], "https://doi.org/10.1145/317825.317994", "dac", 1985]], "Jeff Rijmenants": [0, ["Symbolic hierarchical artwork generation system", ["Stef van Vlierberghe", "Jeff Rijmenants", "Walter Heyns"], "https://doi.org/10.1145/317825.317994", "dac", 1985]], "Walter Heyns": [0, ["Symbolic hierarchical artwork generation system", ["Stef van Vlierberghe", "Jeff Rijmenants", "Walter Heyns"], "https://doi.org/10.1145/317825.317994", "dac", 1985]], "Salim U. Chowdhury": [0, ["The construction of minimal area power and ground nets for VLSI circuits", ["Salim U. Chowdhury", "Melvin A. Breuer"], "https://doi.org/10.1145/317825.317996", "dac", 1985]], "Fred W. Obermeier": [0, ["PLA driver selection: an analytic approach", ["Fred W. Obermeier", "Randy H. Katz"], "https://doi.org/10.1145/317825.317998", "dac", 1985]], "Randy H. Katz": [0, ["PLA driver selection: an analytic approach", ["Fred W. Obermeier", "Randy H. Katz"], "https://doi.org/10.1145/317825.317998", "dac", 1985]], "Semyon Shteingart": [0, ["RTG: automatic register level test generator", ["Semyon Shteingart", "Andrew W. Nagle", "John Grason"], "https://doi.org/10.1145/317825.317999", "dac", 1985]], "Andrew W. Nagle": [0, ["RTG: automatic register level test generator", ["Semyon Shteingart", "Andrew W. Nagle", "John Grason"], "https://doi.org/10.1145/317825.317999", "dac", 1985]], "John Grason": [0, ["RTG: automatic register level test generator", ["Semyon Shteingart", "Andrew W. Nagle", "John Grason"], "https://doi.org/10.1145/317825.317999", "dac", 1985]], "Andrzej Krasniewski": [0, ["Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications", ["Andrzej Krasniewski", "Alexander Albicki"], "https://doi.org/10.1145/317825.318001", "dac", 1985]], "Alexander Albicki": [0, ["Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications", ["Andrzej Krasniewski", "Alexander Albicki"], "https://doi.org/10.1145/317825.318001", "dac", 1985]], "Masayuki Miyoshi": [0, ["Speed up techniques of logic simulation", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", "dac", 1985]], "Yoshiharu Kazama": [0, ["Speed up techniques of logic simulation", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", "dac", 1985]], "Osamu Tada": [0, ["Speed up techniques of logic simulation", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", "dac", 1985]], "Yasuo Nagura": [0, ["Speed up techniques of logic simulation", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", "dac", 1985]], "Nobutaka Amano": [0, ["Speed up techniques of logic simulation", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", "dac", 1985]], "Edward Chan": [0, ["Development of a timing analysis program for multiple clocked network", ["Edward Chan"], "https://doi.org/10.1145/317825.318005", "dac", 1985]], "R. Charroppin": [0, ["A functional partitioning expert system for test sequences generation", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", "dac", 1985]], "Madhukar K. Reddy": [0, ["Transistor level test generation for MOS circuits", ["Madhukar K. Reddy", "Sudhakar M. Reddy", "Prathima Agrawal"], "https://doi.org/10.1145/317825.318007", "dac", 1985]], "Sudhakar M. Reddy": [0, ["Transistor level test generation for MOS circuits", ["Madhukar K. Reddy", "Sudhakar M. Reddy", "Prathima Agrawal"], "https://doi.org/10.1145/317825.318007", "dac", 1985]], "Beth W. Tucker": [0, ["Electronic CAD/CAM-is it revolution or evolution (tutorial session)", ["Beth W. Tucker"], "https://doi.org/10.1145/317825.318008", "dac", 1985]]}