
usb_vcp_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf8c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800d18c  0800d18c  0001d18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2f0  0800d2f0  000202b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2f0  0800d2f0  0001d2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2f8  0800d2f8  000202b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2f8  0800d2f8  0001d2f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2fc  0800d2fc  0001d2fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000174  20000000  0800d300  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000174  0800d474  00020174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000214  0800d514  00020214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00006f5c  200002b4  0800d5b4  000202b4  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20007210  0800d5b4  00027210  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00028b79  00000000  00000000  000202e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000052d4  00000000  00000000  00048e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d60  00000000  00000000  0004e130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001b28  00000000  00000000  0004fe90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000a19f  00000000  00000000  000519b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000227c3  00000000  00000000  0005bb57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010d038  00000000  00000000  0007e31a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018b352  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007c14  00000000  00000000  0018b3a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002b4 	.word	0x200002b4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d174 	.word	0x0800d174

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002b8 	.word	0x200002b8
 800023c:	0800d174 	.word	0x0800d174

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	200002d0 	.word	0x200002d0

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b974 	b.w	80005d4 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9d08      	ldr	r5, [sp, #32]
 800030a:	4604      	mov	r4, r0
 800030c:	468e      	mov	lr, r1
 800030e:	2b00      	cmp	r3, #0
 8000310:	d14d      	bne.n	80003ae <__udivmoddi4+0xaa>
 8000312:	428a      	cmp	r2, r1
 8000314:	4694      	mov	ip, r2
 8000316:	d969      	bls.n	80003ec <__udivmoddi4+0xe8>
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	b152      	cbz	r2, 8000334 <__udivmoddi4+0x30>
 800031e:	fa01 f302 	lsl.w	r3, r1, r2
 8000322:	f1c2 0120 	rsb	r1, r2, #32
 8000326:	fa20 f101 	lsr.w	r1, r0, r1
 800032a:	fa0c fc02 	lsl.w	ip, ip, r2
 800032e:	ea41 0e03 	orr.w	lr, r1, r3
 8000332:	4094      	lsls	r4, r2
 8000334:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000338:	0c21      	lsrs	r1, r4, #16
 800033a:	fbbe f6f8 	udiv	r6, lr, r8
 800033e:	fa1f f78c 	uxth.w	r7, ip
 8000342:	fb08 e316 	mls	r3, r8, r6, lr
 8000346:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034a:	fb06 f107 	mul.w	r1, r6, r7
 800034e:	4299      	cmp	r1, r3
 8000350:	d90a      	bls.n	8000368 <__udivmoddi4+0x64>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 811f 	bcs.w	800059c <__udivmoddi4+0x298>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 811c 	bls.w	800059c <__udivmoddi4+0x298>
 8000364:	3e02      	subs	r6, #2
 8000366:	4463      	add	r3, ip
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 f707 	mul.w	r7, r0, r7
 800037c:	42a7      	cmp	r7, r4
 800037e:	d90a      	bls.n	8000396 <__udivmoddi4+0x92>
 8000380:	eb1c 0404 	adds.w	r4, ip, r4
 8000384:	f100 33ff 	add.w	r3, r0, #4294967295
 8000388:	f080 810a 	bcs.w	80005a0 <__udivmoddi4+0x29c>
 800038c:	42a7      	cmp	r7, r4
 800038e:	f240 8107 	bls.w	80005a0 <__udivmoddi4+0x29c>
 8000392:	4464      	add	r4, ip
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039a:	1be4      	subs	r4, r4, r7
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa4>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xc2>
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	f000 80ef 	beq.w	8000596 <__udivmoddi4+0x292>
 80003b8:	2600      	movs	r6, #0
 80003ba:	e9c5 0100 	strd	r0, r1, [r5]
 80003be:	4630      	mov	r0, r6
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f683 	clz	r6, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d14a      	bne.n	8000464 <__udivmoddi4+0x160>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd4>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80f9 	bhi.w	80005ca <__udivmoddi4+0x2c6>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	469e      	mov	lr, r3
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa4>
 80003e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa4>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xec>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 8092 	bne.w	800051e <__udivmoddi4+0x21a>
 80003fa:	eba1 010c 	sub.w	r1, r1, ip
 80003fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000402:	fa1f fe8c 	uxth.w	lr, ip
 8000406:	2601      	movs	r6, #1
 8000408:	0c20      	lsrs	r0, r4, #16
 800040a:	fbb1 f3f7 	udiv	r3, r1, r7
 800040e:	fb07 1113 	mls	r1, r7, r3, r1
 8000412:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000416:	fb0e f003 	mul.w	r0, lr, r3
 800041a:	4288      	cmp	r0, r1
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x12c>
 800041e:	eb1c 0101 	adds.w	r1, ip, r1
 8000422:	f103 38ff 	add.w	r8, r3, #4294967295
 8000426:	d202      	bcs.n	800042e <__udivmoddi4+0x12a>
 8000428:	4288      	cmp	r0, r1
 800042a:	f200 80cb 	bhi.w	80005c4 <__udivmoddi4+0x2c0>
 800042e:	4643      	mov	r3, r8
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1110 	mls	r1, r7, r0, r1
 800043c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000440:	fb0e fe00 	mul.w	lr, lr, r0
 8000444:	45a6      	cmp	lr, r4
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x156>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x154>
 8000452:	45a6      	cmp	lr, r4
 8000454:	f200 80bb 	bhi.w	80005ce <__udivmoddi4+0x2ca>
 8000458:	4608      	mov	r0, r1
 800045a:	eba4 040e 	sub.w	r4, r4, lr
 800045e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000462:	e79c      	b.n	800039e <__udivmoddi4+0x9a>
 8000464:	f1c6 0720 	rsb	r7, r6, #32
 8000468:	40b3      	lsls	r3, r6
 800046a:	fa22 fc07 	lsr.w	ip, r2, r7
 800046e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000472:	fa20 f407 	lsr.w	r4, r0, r7
 8000476:	fa01 f306 	lsl.w	r3, r1, r6
 800047a:	431c      	orrs	r4, r3
 800047c:	40f9      	lsrs	r1, r7
 800047e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000482:	fa00 f306 	lsl.w	r3, r0, r6
 8000486:	fbb1 f8f9 	udiv	r8, r1, r9
 800048a:	0c20      	lsrs	r0, r4, #16
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	fb09 1118 	mls	r1, r9, r8, r1
 8000494:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000498:	fb08 f00e 	mul.w	r0, r8, lr
 800049c:	4288      	cmp	r0, r1
 800049e:	fa02 f206 	lsl.w	r2, r2, r6
 80004a2:	d90b      	bls.n	80004bc <__udivmoddi4+0x1b8>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80004ac:	f080 8088 	bcs.w	80005c0 <__udivmoddi4+0x2bc>
 80004b0:	4288      	cmp	r0, r1
 80004b2:	f240 8085 	bls.w	80005c0 <__udivmoddi4+0x2bc>
 80004b6:	f1a8 0802 	sub.w	r8, r8, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	1a09      	subs	r1, r1, r0
 80004be:	b2a4      	uxth	r4, r4
 80004c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c4:	fb09 1110 	mls	r1, r9, r0, r1
 80004c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d0:	458e      	cmp	lr, r1
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1e2>
 80004d4:	eb1c 0101 	adds.w	r1, ip, r1
 80004d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80004dc:	d26c      	bcs.n	80005b8 <__udivmoddi4+0x2b4>
 80004de:	458e      	cmp	lr, r1
 80004e0:	d96a      	bls.n	80005b8 <__udivmoddi4+0x2b4>
 80004e2:	3802      	subs	r0, #2
 80004e4:	4461      	add	r1, ip
 80004e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ea:	fba0 9402 	umull	r9, r4, r0, r2
 80004ee:	eba1 010e 	sub.w	r1, r1, lr
 80004f2:	42a1      	cmp	r1, r4
 80004f4:	46c8      	mov	r8, r9
 80004f6:	46a6      	mov	lr, r4
 80004f8:	d356      	bcc.n	80005a8 <__udivmoddi4+0x2a4>
 80004fa:	d053      	beq.n	80005a4 <__udivmoddi4+0x2a0>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x212>
 80004fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000502:	eb61 010e 	sbc.w	r1, r1, lr
 8000506:	fa01 f707 	lsl.w	r7, r1, r7
 800050a:	fa22 f306 	lsr.w	r3, r2, r6
 800050e:	40f1      	lsrs	r1, r6
 8000510:	431f      	orrs	r7, r3
 8000512:	e9c5 7100 	strd	r7, r1, [r5]
 8000516:	2600      	movs	r6, #0
 8000518:	4631      	mov	r1, r6
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	f1c2 0320 	rsb	r3, r2, #32
 8000522:	40d8      	lsrs	r0, r3
 8000524:	fa0c fc02 	lsl.w	ip, ip, r2
 8000528:	fa21 f303 	lsr.w	r3, r1, r3
 800052c:	4091      	lsls	r1, r2
 800052e:	4301      	orrs	r1, r0
 8000530:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000534:	fa1f fe8c 	uxth.w	lr, ip
 8000538:	fbb3 f0f7 	udiv	r0, r3, r7
 800053c:	fb07 3610 	mls	r6, r7, r0, r3
 8000540:	0c0b      	lsrs	r3, r1, #16
 8000542:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000546:	fb00 f60e 	mul.w	r6, r0, lr
 800054a:	429e      	cmp	r6, r3
 800054c:	fa04 f402 	lsl.w	r4, r4, r2
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x260>
 8000552:	eb1c 0303 	adds.w	r3, ip, r3
 8000556:	f100 38ff 	add.w	r8, r0, #4294967295
 800055a:	d22f      	bcs.n	80005bc <__udivmoddi4+0x2b8>
 800055c:	429e      	cmp	r6, r3
 800055e:	d92d      	bls.n	80005bc <__udivmoddi4+0x2b8>
 8000560:	3802      	subs	r0, #2
 8000562:	4463      	add	r3, ip
 8000564:	1b9b      	subs	r3, r3, r6
 8000566:	b289      	uxth	r1, r1
 8000568:	fbb3 f6f7 	udiv	r6, r3, r7
 800056c:	fb07 3316 	mls	r3, r7, r6, r3
 8000570:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000574:	fb06 f30e 	mul.w	r3, r6, lr
 8000578:	428b      	cmp	r3, r1
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x28a>
 800057c:	eb1c 0101 	adds.w	r1, ip, r1
 8000580:	f106 38ff 	add.w	r8, r6, #4294967295
 8000584:	d216      	bcs.n	80005b4 <__udivmoddi4+0x2b0>
 8000586:	428b      	cmp	r3, r1
 8000588:	d914      	bls.n	80005b4 <__udivmoddi4+0x2b0>
 800058a:	3e02      	subs	r6, #2
 800058c:	4461      	add	r1, ip
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000594:	e738      	b.n	8000408 <__udivmoddi4+0x104>
 8000596:	462e      	mov	r6, r5
 8000598:	4628      	mov	r0, r5
 800059a:	e705      	b.n	80003a8 <__udivmoddi4+0xa4>
 800059c:	4606      	mov	r6, r0
 800059e:	e6e3      	b.n	8000368 <__udivmoddi4+0x64>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6f8      	b.n	8000396 <__udivmoddi4+0x92>
 80005a4:	454b      	cmp	r3, r9
 80005a6:	d2a9      	bcs.n	80004fc <__udivmoddi4+0x1f8>
 80005a8:	ebb9 0802 	subs.w	r8, r9, r2
 80005ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b0:	3801      	subs	r0, #1
 80005b2:	e7a3      	b.n	80004fc <__udivmoddi4+0x1f8>
 80005b4:	4646      	mov	r6, r8
 80005b6:	e7ea      	b.n	800058e <__udivmoddi4+0x28a>
 80005b8:	4620      	mov	r0, r4
 80005ba:	e794      	b.n	80004e6 <__udivmoddi4+0x1e2>
 80005bc:	4640      	mov	r0, r8
 80005be:	e7d1      	b.n	8000564 <__udivmoddi4+0x260>
 80005c0:	46d0      	mov	r8, sl
 80005c2:	e77b      	b.n	80004bc <__udivmoddi4+0x1b8>
 80005c4:	3b02      	subs	r3, #2
 80005c6:	4461      	add	r1, ip
 80005c8:	e732      	b.n	8000430 <__udivmoddi4+0x12c>
 80005ca:	4630      	mov	r0, r6
 80005cc:	e709      	b.n	80003e2 <__udivmoddi4+0xde>
 80005ce:	4464      	add	r4, ip
 80005d0:	3802      	subs	r0, #2
 80005d2:	e742      	b.n	800045a <__udivmoddi4+0x156>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80005de:	4b26      	ldr	r3, [pc, #152]	; (8000678 <_DoInit+0xa0>)
 80005e0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80005e2:	22a8      	movs	r2, #168	; 0xa8
 80005e4:	2100      	movs	r1, #0
 80005e6:	6838      	ldr	r0, [r7, #0]
 80005e8:	f00c fcbe 	bl	800cf68 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	2203      	movs	r2, #3
 80005f0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	2203      	movs	r2, #3
 80005f6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	4a20      	ldr	r2, [pc, #128]	; (800067c <_DoInit+0xa4>)
 80005fc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	4a1f      	ldr	r2, [pc, #124]	; (8000680 <_DoInit+0xa8>)
 8000602:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800060a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	2200      	movs	r2, #0
 8000610:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	2200      	movs	r2, #0
 800061c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	4a16      	ldr	r2, [pc, #88]	; (800067c <_DoInit+0xa4>)
 8000622:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	4a17      	ldr	r2, [pc, #92]	; (8000684 <_DoInit+0xac>)
 8000628:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	2210      	movs	r2, #16
 800062e:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	2200      	movs	r2, #0
 8000634:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	2200      	movs	r2, #0
 800063a:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	2200      	movs	r2, #0
 8000640:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000642:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	e00c      	b.n	8000666 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f1c3 030f 	rsb	r3, r3, #15
 8000652:	4a0d      	ldr	r2, [pc, #52]	; (8000688 <_DoInit+0xb0>)
 8000654:	5cd1      	ldrb	r1, [r2, r3]
 8000656:	683a      	ldr	r2, [r7, #0]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4413      	add	r3, r2
 800065c:	460a      	mov	r2, r1
 800065e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3301      	adds	r3, #1
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b0f      	cmp	r3, #15
 800066a:	d9ef      	bls.n	800064c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800066c:	f3bf 8f5f 	dmb	sy
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200002d0 	.word	0x200002d0
 800067c:	0800d18c 	.word	0x0800d18c
 8000680:	20000378 	.word	0x20000378
 8000684:	20000778 	.word	0x20000778
 8000688:	0800d268 	.word	0x0800d268

0800068c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b08c      	sub	sp, #48	; 0x30
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8000698:	4b3e      	ldr	r3, [pc, #248]	; (8000794 <SEGGER_RTT_ReadNoLock+0x108>)
 800069a:	623b      	str	r3, [r7, #32]
 800069c:	6a3b      	ldr	r3, [r7, #32]
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d101      	bne.n	80006aa <SEGGER_RTT_ReadNoLock+0x1e>
 80006a6:	f7ff ff97 	bl	80005d8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80006aa:	68fa      	ldr	r2, [r7, #12]
 80006ac:	4613      	mov	r3, r2
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	4413      	add	r3, r2
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	3360      	adds	r3, #96	; 0x60
 80006b6:	4a37      	ldr	r2, [pc, #220]	; (8000794 <SEGGER_RTT_ReadNoLock+0x108>)
 80006b8:	4413      	add	r3, r2
 80006ba:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80006c6:	69fb      	ldr	r3, [r7, #28]
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80006cc:	2300      	movs	r3, #0
 80006ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80006d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d92b      	bls.n	8000730 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	689a      	ldr	r2, [r3, #8]
 80006dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006de:	1ad3      	subs	r3, r2, r3
 80006e0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80006e2:	697a      	ldr	r2, [r7, #20]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4293      	cmp	r3, r2
 80006e8:	bf28      	it	cs
 80006ea:	4613      	movcs	r3, r2
 80006ec:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	685a      	ldr	r2, [r3, #4]
 80006f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006f4:	4413      	add	r3, r2
 80006f6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80006f8:	697a      	ldr	r2, [r7, #20]
 80006fa:	6939      	ldr	r1, [r7, #16]
 80006fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80006fe:	f00c fc25 	bl	800cf4c <memcpy>
    NumBytesRead += NumBytesRem;
 8000702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	4413      	add	r3, r2
 8000708:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800070a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	1ad3      	subs	r3, r2, r3
 8000718:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800071a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	4413      	add	r3, r2
 8000720:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000728:	429a      	cmp	r2, r3
 800072a:	d101      	bne.n	8000730 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800072c:	2300      	movs	r3, #0
 800072e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8000730:	69ba      	ldr	r2, [r7, #24]
 8000732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8000738:	697a      	ldr	r2, [r7, #20]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4293      	cmp	r3, r2
 800073e:	bf28      	it	cs
 8000740:	4613      	movcs	r3, r2
 8000742:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d019      	beq.n	800077e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	685a      	ldr	r2, [r3, #4]
 800074e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000750:	4413      	add	r3, r2
 8000752:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8000754:	697a      	ldr	r2, [r7, #20]
 8000756:	6939      	ldr	r1, [r7, #16]
 8000758:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800075a:	f00c fbf7 	bl	800cf4c <memcpy>
    NumBytesRead += NumBytesRem;
 800075e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	4413      	add	r3, r2
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8000766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	4413      	add	r3, r2
 800076c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8000776:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	4413      	add	r3, r2
 800077c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800077e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000780:	2b00      	cmp	r3, #0
 8000782:	d002      	beq.n	800078a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000788:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800078a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800078c:	4618      	mov	r0, r3
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200002d0 	.word	0x200002d0

08000798 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
 80007a4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80007a6:	4b3d      	ldr	r3, [pc, #244]	; (800089c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007a8:	61bb      	str	r3, [r7, #24]
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80007b4:	f7ff ff10 	bl	80005d8 <_DoInit>
  SEGGER_RTT_LOCK();
 80007b8:	f3ef 8311 	mrs	r3, BASEPRI
 80007bc:	f04f 0120 	mov.w	r1, #32
 80007c0:	f381 8811 	msr	BASEPRI, r1
 80007c4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80007c6:	4b35      	ldr	r3, [pc, #212]	; (800089c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007c8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80007ce:	6939      	ldr	r1, [r7, #16]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	1c5a      	adds	r2, r3, #1
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3304      	adds	r3, #4
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d008      	beq.n	80007f8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	3301      	adds	r3, #1
 80007ea:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	691b      	ldr	r3, [r3, #16]
 80007f0:	69fa      	ldr	r2, [r7, #28]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	dbeb      	blt.n	80007ce <SEGGER_RTT_AllocUpBuffer+0x36>
 80007f6:	e000      	b.n	80007fa <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80007f8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	691b      	ldr	r3, [r3, #16]
 80007fe:	69fa      	ldr	r2, [r7, #28]
 8000800:	429a      	cmp	r2, r3
 8000802:	da3f      	bge.n	8000884 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8000804:	6939      	ldr	r1, [r7, #16]
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	1c5a      	adds	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	440b      	add	r3, r1
 8000814:	68fa      	ldr	r2, [r7, #12]
 8000816:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8000818:	6939      	ldr	r1, [r7, #16]
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	1c5a      	adds	r2, r3, #1
 800081e:	4613      	mov	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	4413      	add	r3, r2
 8000824:	00db      	lsls	r3, r3, #3
 8000826:	440b      	add	r3, r1
 8000828:	3304      	adds	r3, #4
 800082a:	68ba      	ldr	r2, [r7, #8]
 800082c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800082e:	6939      	ldr	r1, [r7, #16]
 8000830:	69fa      	ldr	r2, [r7, #28]
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	440b      	add	r3, r1
 800083c:	3320      	adds	r3, #32
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8000842:	6939      	ldr	r1, [r7, #16]
 8000844:	69fa      	ldr	r2, [r7, #28]
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	440b      	add	r3, r1
 8000850:	3328      	adds	r3, #40	; 0x28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8000856:	6939      	ldr	r1, [r7, #16]
 8000858:	69fa      	ldr	r2, [r7, #28]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	440b      	add	r3, r1
 8000864:	3324      	adds	r3, #36	; 0x24
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800086a:	6939      	ldr	r1, [r7, #16]
 800086c:	69fa      	ldr	r2, [r7, #28]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	440b      	add	r3, r1
 8000878:	332c      	adds	r3, #44	; 0x2c
 800087a:	683a      	ldr	r2, [r7, #0]
 800087c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800087e:	f3bf 8f5f 	dmb	sy
 8000882:	e002      	b.n	800088a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8000884:	f04f 33ff 	mov.w	r3, #4294967295
 8000888:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8000890:	69fb      	ldr	r3, [r7, #28]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200002d0 	.word	0x200002d0

080008a0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	; 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
 80008ac:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80008ae:	4b21      	ldr	r3, [pc, #132]	; (8000934 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008b0:	623b      	str	r3, [r7, #32]
 80008b2:	6a3b      	ldr	r3, [r7, #32]
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80008bc:	f7ff fe8c 	bl	80005d8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008c2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d82c      	bhi.n	8000924 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80008ca:	f3ef 8311 	mrs	r3, BASEPRI
 80008ce:	f04f 0120 	mov.w	r1, #32
 80008d2:	f381 8811 	msr	BASEPRI, r1
 80008d6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	4613      	mov	r3, r2
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	4413      	add	r3, r2
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	3360      	adds	r3, #96	; 0x60
 80008e4:	69fa      	ldr	r2, [r7, #28]
 80008e6:	4413      	add	r3, r2
 80008e8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00e      	beq.n	800090e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000912:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000914:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
 8000922:	e002      	b.n	800092a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8000924:	f04f 33ff 	mov.w	r3, #4294967295
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800092c:	4618      	mov	r0, r3
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200002d0 	.word	0x200002d0

08000938 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8000938:	b480      	push	{r7}
 800093a:	b087      	sub	sp, #28
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	1c5a      	adds	r2, r3, #1
 800094c:	60fa      	str	r2, [r7, #12]
 800094e:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b80      	cmp	r3, #128	; 0x80
 8000954:	d90a      	bls.n	800096c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800095a:	e007      	b.n	800096c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800095c:	68ba      	ldr	r2, [r7, #8]
 800095e:	1c53      	adds	r3, r2, #1
 8000960:	60bb      	str	r3, [r7, #8]
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	1c59      	adds	r1, r3, #1
 8000966:	60f9      	str	r1, [r7, #12]
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	1e5a      	subs	r2, r3, #1
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d003      	beq.n	800097e <_EncodeStr+0x46>
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1ee      	bne.n	800095c <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800097e:	68ba      	ldr	r2, [r7, #8]
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	b2da      	uxtb	r2, r3
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800098a:	68fb      	ldr	r3, [r7, #12]
}
 800098c:	4618      	mov	r0, r3
 800098e:	371c      	adds	r7, #28
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3307      	adds	r3, #7
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80009b6:	4b35      	ldr	r3, [pc, #212]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 80009b8:	7e1b      	ldrb	r3, [r3, #24]
 80009ba:	4618      	mov	r0, r3
 80009bc:	1cfb      	adds	r3, r7, #3
 80009be:	2201      	movs	r2, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	f7ff fe63 	bl	800068c <SEGGER_RTT_ReadNoLock>
 80009c6:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d052      	beq.n	8000a74 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	2b80      	cmp	r3, #128	; 0x80
 80009d2:	d031      	beq.n	8000a38 <_HandleIncomingPacket+0x88>
 80009d4:	2b80      	cmp	r3, #128	; 0x80
 80009d6:	dc40      	bgt.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009d8:	2b07      	cmp	r3, #7
 80009da:	dc15      	bgt.n	8000a08 <_HandleIncomingPacket+0x58>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	dd3c      	ble.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009e0:	3b01      	subs	r3, #1
 80009e2:	2b06      	cmp	r3, #6
 80009e4:	d839      	bhi.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009e6:	a201      	add	r2, pc, #4	; (adr r2, 80009ec <_HandleIncomingPacket+0x3c>)
 80009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ec:	08000a0f 	.word	0x08000a0f
 80009f0:	08000a15 	.word	0x08000a15
 80009f4:	08000a1b 	.word	0x08000a1b
 80009f8:	08000a21 	.word	0x08000a21
 80009fc:	08000a27 	.word	0x08000a27
 8000a00:	08000a2d 	.word	0x08000a2d
 8000a04:	08000a33 	.word	0x08000a33
 8000a08:	2b7f      	cmp	r3, #127	; 0x7f
 8000a0a:	d035      	beq.n	8000a78 <_HandleIncomingPacket+0xc8>
 8000a0c:	e025      	b.n	8000a5a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8000a0e:	f000 fb27 	bl	8001060 <SEGGER_SYSVIEW_Start>
      break;
 8000a12:	e036      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8000a14:	f000 fbde 	bl	80011d4 <SEGGER_SYSVIEW_Stop>
      break;
 8000a18:	e033      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8000a1a:	f000 fdb7 	bl	800158c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8000a1e:	e030      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8000a20:	f000 fd7c 	bl	800151c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8000a24:	e02d      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8000a26:	f000 fbfb 	bl	8001220 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8000a2a:	e02a      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8000a2c:	f000 fe88 	bl	8001740 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8000a30:	e027      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8000a32:	f000 fe67 	bl	8001704 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8000a36:	e024      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 8000a3a:	7e1b      	ldrb	r3, [r3, #24]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	1cfb      	adds	r3, r7, #3
 8000a40:	2201      	movs	r2, #1
 8000a42:	4619      	mov	r1, r3
 8000a44:	f7ff fe22 	bl	800068c <SEGGER_RTT_ReadNoLock>
 8000a48:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d015      	beq.n	8000a7c <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8000a50:	78fb      	ldrb	r3, [r7, #3]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 fdcc 	bl	80015f0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8000a58:	e010      	b.n	8000a7c <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8000a5a:	78fb      	ldrb	r3, [r7, #3]
 8000a5c:	b25b      	sxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	da0e      	bge.n	8000a80 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 8000a64:	7e1b      	ldrb	r3, [r3, #24]
 8000a66:	4618      	mov	r0, r3
 8000a68:	1cfb      	adds	r3, r7, #3
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f7ff fe0d 	bl	800068c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8000a72:	e005      	b.n	8000a80 <_HandleIncomingPacket+0xd0>
    }
  }
 8000a74:	bf00      	nop
 8000a76:	e004      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a78:	bf00      	nop
 8000a7a:	e002      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a7c:	bf00      	nop
 8000a7e:	e000      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a80:	bf00      	nop
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000b90 	.word	0x20000b90

08000a90 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8000a96:	2301      	movs	r3, #1
 8000a98:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8000aa0:	69fb      	ldr	r3, [r7, #28]
 8000aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000aa4:	4b31      	ldr	r3, [pc, #196]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000aaa:	e00b      	b.n	8000ac4 <_TrySendOverflowPacket+0x34>
 8000aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ab2:	1c59      	adds	r1, r3, #1
 8000ab4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000ab6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac0:	09db      	lsrs	r3, r3, #7
 8000ac2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ac8:	d8f0      	bhi.n	8000aac <_TrySendOverflowPacket+0x1c>
 8000aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000acc:	1c5a      	adds	r2, r3, #1
 8000ace:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ad0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	701a      	strb	r2, [r3, #0]
 8000ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ad8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000ada:	4b25      	ldr	r3, [pc, #148]	; (8000b70 <_TrySendOverflowPacket+0xe0>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000ae0:	4b22      	ldr	r3, [pc, #136]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	623b      	str	r3, [r7, #32]
 8000af2:	e00b      	b.n	8000b0c <_TrySendOverflowPacket+0x7c>
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afa:	1c59      	adds	r1, r3, #1
 8000afc:	6279      	str	r1, [r7, #36]	; 0x24
 8000afe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	701a      	strb	r2, [r3, #0]
 8000b06:	6a3b      	ldr	r3, [r7, #32]
 8000b08:	09db      	lsrs	r3, r3, #7
 8000b0a:	623b      	str	r3, [r7, #32]
 8000b0c:	6a3b      	ldr	r3, [r7, #32]
 8000b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000b10:	d8f0      	bhi.n	8000af4 <_TrySendOverflowPacket+0x64>
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	1c5a      	adds	r2, r3, #1
 8000b16:	627a      	str	r2, [r7, #36]	; 0x24
 8000b18:	6a3a      	ldr	r2, [r7, #32]
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	701a      	strb	r2, [r3, #0]
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b20:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8000b22:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b24:	785b      	ldrb	r3, [r3, #1]
 8000b26:	4618      	mov	r0, r3
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	f7ff fb84 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d009      	beq.n	8000b56 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000b42:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	e004      	b.n	8000b60 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8000b56:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	4a03      	ldr	r2, [pc, #12]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b5e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8000b60:	693b      	ldr	r3, [r7, #16]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3730      	adds	r7, #48	; 0x30
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000b90 	.word	0x20000b90
 8000b70:	e0001004 	.word	0xe0001004

08000b74 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8000b80:	4b98      	ldr	r3, [pc, #608]	; (8000de4 <_SendPacket+0x270>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d010      	beq.n	8000baa <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8000b88:	4b96      	ldr	r3, [pc, #600]	; (8000de4 <_SendPacket+0x270>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	f000 812d 	beq.w	8000dec <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8000b92:	4b94      	ldr	r3, [pc, #592]	; (8000de4 <_SendPacket+0x270>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d109      	bne.n	8000bae <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8000b9a:	f7ff ff79 	bl	8000a90 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8000b9e:	4b91      	ldr	r3, [pc, #580]	; (8000de4 <_SendPacket+0x270>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	f040 8124 	bne.w	8000df0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8000ba8:	e001      	b.n	8000bae <_SendPacket+0x3a>
    goto Send;
 8000baa:	bf00      	nop
 8000bac:	e000      	b.n	8000bb0 <_SendPacket+0x3c>
Send:
 8000bae:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b1f      	cmp	r3, #31
 8000bb4:	d809      	bhi.n	8000bca <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8000bb6:	4b8b      	ldr	r3, [pc, #556]	; (8000de4 <_SendPacket+0x270>)
 8000bb8:	69da      	ldr	r2, [r3, #28]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	f040 8115 	bne.w	8000df4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b17      	cmp	r3, #23
 8000bce:	d807      	bhi.n	8000be0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	e0c4      	b.n	8000d6a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8000be0:	68ba      	ldr	r2, [r7, #8]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	2b7f      	cmp	r3, #127	; 0x7f
 8000bec:	d912      	bls.n	8000c14 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	09da      	lsrs	r2, r3, #7
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3b01      	subs	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	3a01      	subs	r2, #1
 8000c06:	60fa      	str	r2, [r7, #12]
 8000c08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e006      	b.n	8000c22 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b7e      	cmp	r3, #126	; 0x7e
 8000c26:	d807      	bhi.n	8000c38 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	e098      	b.n	8000d6a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000c3e:	d212      	bcs.n	8000c66 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	09da      	lsrs	r2, r3, #7
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	3a01      	subs	r2, #1
 8000c58:	60fa      	str	r2, [r7, #12]
 8000c5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	701a      	strb	r2, [r3, #0]
 8000c64:	e081      	b.n	8000d6a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000c6c:	d21d      	bcs.n	8000caa <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	0b9a      	lsrs	r2, r3, #14
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	b2d2      	uxtb	r2, r2
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	09db      	lsrs	r3, r3, #7
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	68fa      	ldr	r2, [r7, #12]
 8000c86:	3a01      	subs	r2, #1
 8000c88:	60fa      	str	r2, [r7, #12]
 8000c8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	68fa      	ldr	r2, [r7, #12]
 8000c9a:	3a01      	subs	r2, #1
 8000c9c:	60fa      	str	r2, [r7, #12]
 8000c9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e05f      	b.n	8000d6a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000cb0:	d228      	bcs.n	8000d04 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	0d5a      	lsrs	r2, r3, #21
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	b2d2      	uxtb	r2, r2
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	0b9b      	lsrs	r3, r3, #14
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	3a01      	subs	r2, #1
 8000ccc:	60fa      	str	r2, [r7, #12]
 8000cce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	09db      	lsrs	r3, r3, #7
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	3a01      	subs	r2, #1
 8000ce2:	60fa      	str	r2, [r7, #12]
 8000ce4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	3a01      	subs	r2, #1
 8000cf6:	60fa      	str	r2, [r7, #12]
 8000cf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	701a      	strb	r2, [r3, #0]
 8000d02:	e032      	b.n	8000d6a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	0f1a      	lsrs	r2, r3, #28
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	0d5b      	lsrs	r3, r3, #21
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	60fa      	str	r2, [r7, #12]
 8000d20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	0b9b      	lsrs	r3, r3, #14
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	3a01      	subs	r2, #1
 8000d34:	60fa      	str	r2, [r7, #12]
 8000d36:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	09db      	lsrs	r3, r3, #7
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	60fa      	str	r2, [r7, #12]
 8000d4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	60fa      	str	r2, [r7, #12]
 8000d60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d64:	b2da      	uxtb	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000d6a:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <_SendPacket+0x274>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <_SendPacket+0x270>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	69ba      	ldr	r2, [r7, #24]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	623b      	str	r3, [r7, #32]
 8000d82:	e00b      	b.n	8000d9c <_SendPacket+0x228>
 8000d84:	6a3b      	ldr	r3, [r7, #32]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8a:	1c59      	adds	r1, r3, #1
 8000d8c:	6279      	str	r1, [r7, #36]	; 0x24
 8000d8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	09db      	lsrs	r3, r3, #7
 8000d9a:	623b      	str	r3, [r7, #32]
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8000da0:	d8f0      	bhi.n	8000d84 <_SendPacket+0x210>
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	1c5a      	adds	r2, r3, #1
 8000da6:	627a      	str	r2, [r7, #36]	; 0x24
 8000da8:	6a3a      	ldr	r2, [r7, #32]
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <_SendPacket+0x270>)
 8000db4:	785b      	ldrb	r3, [r3, #1]
 8000db6:	4618      	mov	r0, r3
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	68f9      	ldr	r1, [r7, #12]
 8000dc2:	f7ff fa3d 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000dc6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000dce:	4a05      	ldr	r2, [pc, #20]	; (8000de4 <_SendPacket+0x270>)
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	60d3      	str	r3, [r2, #12]
 8000dd4:	e00f      	b.n	8000df6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8000dd6:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <_SendPacket+0x270>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b01      	ldr	r3, [pc, #4]	; (8000de4 <_SendPacket+0x270>)
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e008      	b.n	8000df6 <_SendPacket+0x282>
 8000de4:	20000b90 	.word	0x20000b90
 8000de8:	e0001004 	.word	0xe0001004
    goto SendDone;
 8000dec:	bf00      	nop
 8000dee:	e002      	b.n	8000df6 <_SendPacket+0x282>
      goto SendDone;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <_SendPacket+0x282>
      goto SendDone;
 8000df4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8000df6:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <_SendPacket+0x2d4>)
 8000df8:	7e1b      	ldrb	r3, [r3, #24]
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4a13      	ldr	r2, [pc, #76]	; (8000e4c <_SendPacket+0x2d8>)
 8000dfe:	460b      	mov	r3, r1
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	440b      	add	r3, r1
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	4413      	add	r3, r2
 8000e08:	336c      	adds	r3, #108	; 0x6c
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <_SendPacket+0x2d4>)
 8000e0e:	7e1b      	ldrb	r3, [r3, #24]
 8000e10:	4618      	mov	r0, r3
 8000e12:	490e      	ldr	r1, [pc, #56]	; (8000e4c <_SendPacket+0x2d8>)
 8000e14:	4603      	mov	r3, r0
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4403      	add	r3, r0
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	440b      	add	r3, r1
 8000e1e:	3370      	adds	r3, #112	; 0x70
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d00b      	beq.n	8000e3e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <_SendPacket+0x2d4>)
 8000e28:	789b      	ldrb	r3, [r3, #2]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d107      	bne.n	8000e3e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <_SendPacket+0x2d4>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8000e34:	f7ff fdbc 	bl	80009b0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <_SendPacket+0x2d4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	; 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000b90 	.word	0x20000b90
 8000e4c:	200002d0 	.word	0x200002d0

08000e50 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
 8000e5c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e64:	4917      	ldr	r1, [pc, #92]	; (8000ec4 <SEGGER_SYSVIEW_Init+0x74>)
 8000e66:	4818      	ldr	r0, [pc, #96]	; (8000ec8 <SEGGER_SYSVIEW_Init+0x78>)
 8000e68:	f7ff fc96 	bl	8000798 <SEGGER_RTT_AllocUpBuffer>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e72:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e76:	785a      	ldrb	r2, [r3, #1]
 8000e78:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e7a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e7e:	7e1b      	ldrb	r3, [r3, #24]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2300      	movs	r3, #0
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2308      	movs	r3, #8
 8000e88:	4a11      	ldr	r2, [pc, #68]	; (8000ed0 <SEGGER_SYSVIEW_Init+0x80>)
 8000e8a:	490f      	ldr	r1, [pc, #60]	; (8000ec8 <SEGGER_SYSVIEW_Init+0x78>)
 8000e8c:	f7ff fd08 	bl	80008a0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8000e90:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000e96:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <SEGGER_SYSVIEW_Init+0x84>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a0c      	ldr	r2, [pc, #48]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000e9c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8000e9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8000ea4:	4a09      	ldr	r2, [pc, #36]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8000eaa:	4a08      	ldr	r2, [pc, #32]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8000eb0:	4a06      	ldr	r2, [pc, #24]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8000eb6:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <SEGGER_SYSVIEW_Init+0x7c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8000ebc:	bf00      	nop
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000788 	.word	0x20000788
 8000ec8:	0800d1a0 	.word	0x0800d1a0
 8000ecc:	20000b90 	.word	0x20000b90
 8000ed0:	20000b88 	.word	0x20000b88
 8000ed4:	e0001004 	.word	0xe0001004

08000ed8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8000ee0:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6113      	str	r3, [r2, #16]
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000b90 	.word	0x20000b90

08000ef8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8000f00:	f3ef 8311 	mrs	r3, BASEPRI
 8000f04:	f04f 0120 	mov.w	r1, #32
 8000f08:	f381 8811 	msr	BASEPRI, r1
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4808      	ldr	r0, [pc, #32]	; (8000f30 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8000f10:	f7ff fd42 	bl	8000998 <_PreparePacket>
 8000f14:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	68b9      	ldr	r1, [r7, #8]
 8000f1a:	68b8      	ldr	r0, [r7, #8]
 8000f1c:	f7ff fe2a 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f383 8811 	msr	BASEPRI, r3
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000bc0 	.word	0x20000bc0

08000f34 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8000f3e:	f3ef 8311 	mrs	r3, BASEPRI
 8000f42:	f04f 0120 	mov.w	r1, #32
 8000f46:	f381 8811 	msr	BASEPRI, r1
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	4816      	ldr	r0, [pc, #88]	; (8000fa8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8000f4e:	f7ff fd23 	bl	8000998 <_PreparePacket>
 8000f52:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	61fb      	str	r3, [r7, #28]
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	61bb      	str	r3, [r7, #24]
 8000f60:	e00b      	b.n	8000f7a <SEGGER_SYSVIEW_RecordU32+0x46>
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	1c59      	adds	r1, r3, #1
 8000f6a:	61f9      	str	r1, [r7, #28]
 8000f6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	701a      	strb	r2, [r3, #0]
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	09db      	lsrs	r3, r3, #7
 8000f78:	61bb      	str	r3, [r7, #24]
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f7e:	d8f0      	bhi.n	8000f62 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	61fa      	str	r2, [r7, #28]
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	701a      	strb	r2, [r3, #0]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	68f9      	ldr	r1, [r7, #12]
 8000f94:	6938      	ldr	r0, [r7, #16]
 8000f96:	f7ff fded 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	f383 8811 	msr	BASEPRI, r3
}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000bc0 	.word	0x20000bc0

08000fac <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08c      	sub	sp, #48	; 0x30
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8000fb8:	f3ef 8311 	mrs	r3, BASEPRI
 8000fbc:	f04f 0120 	mov.w	r1, #32
 8000fc0:	f381 8811 	msr	BASEPRI, r1
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	4825      	ldr	r0, [pc, #148]	; (800105c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8000fc8:	f7ff fce6 	bl	8000998 <_PreparePacket>
 8000fcc:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fda:	e00b      	b.n	8000ff4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8000fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe2:	1c59      	adds	r1, r3, #1
 8000fe4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000fe6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff0:	09db      	lsrs	r3, r3, #7
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ff8:	d8f0      	bhi.n	8000fdc <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8000ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ffc:	1c5a      	adds	r2, r3, #1
 8000ffe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001000:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	701a      	strb	r2, [r3, #0]
 8001006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001008:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	623b      	str	r3, [r7, #32]
 8001012:	e00b      	b.n	800102c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8001014:	6a3b      	ldr	r3, [r7, #32]
 8001016:	b2da      	uxtb	r2, r3
 8001018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101a:	1c59      	adds	r1, r3, #1
 800101c:	6279      	str	r1, [r7, #36]	; 0x24
 800101e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	6a3b      	ldr	r3, [r7, #32]
 8001028:	09db      	lsrs	r3, r3, #7
 800102a:	623b      	str	r3, [r7, #32]
 800102c:	6a3b      	ldr	r3, [r7, #32]
 800102e:	2b7f      	cmp	r3, #127	; 0x7f
 8001030:	d8f0      	bhi.n	8001014 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8001032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001034:	1c5a      	adds	r2, r3, #1
 8001036:	627a      	str	r2, [r7, #36]	; 0x24
 8001038:	6a3a      	ldr	r2, [r7, #32]
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	701a      	strb	r2, [r3, #0]
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	6979      	ldr	r1, [r7, #20]
 8001046:	69b8      	ldr	r0, [r7, #24]
 8001048:	f7ff fd94 	bl	8000b74 <_SendPacket>
  RECORD_END();
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	f383 8811 	msr	BASEPRI, r3
}
 8001052:	bf00      	nop
 8001054:	3730      	adds	r7, #48	; 0x30
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000bc0 	.word	0x20000bc0

08001060 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b08c      	sub	sp, #48	; 0x30
 8001064:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8001066:	4b58      	ldr	r3, [pc, #352]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800106c:	f3ef 8311 	mrs	r3, BASEPRI
 8001070:	f04f 0120 	mov.w	r1, #32
 8001074:	f381 8811 	msr	BASEPRI, r1
 8001078:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800107a:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 800107c:	785b      	ldrb	r3, [r3, #1]
 800107e:	220a      	movs	r2, #10
 8001080:	4952      	ldr	r1, [pc, #328]	; (80011cc <SEGGER_SYSVIEW_Start+0x16c>)
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff f8dc 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800108e:	200a      	movs	r0, #10
 8001090:	f7ff ff32 	bl	8000ef8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001094:	f3ef 8311 	mrs	r3, BASEPRI
 8001098:	f04f 0120 	mov.w	r1, #32
 800109c:	f381 8811 	msr	BASEPRI, r1
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	484b      	ldr	r0, [pc, #300]	; (80011d0 <SEGGER_SYSVIEW_Start+0x170>)
 80010a4:	f7ff fc78 	bl	8000998 <_PreparePacket>
 80010a8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010b2:	4b45      	ldr	r3, [pc, #276]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80010b8:	e00b      	b.n	80010d2 <SEGGER_SYSVIEW_Start+0x72>
 80010ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c0:	1c59      	adds	r1, r3, #1
 80010c2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80010c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ce:	09db      	lsrs	r3, r3, #7
 80010d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80010d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d4:	2b7f      	cmp	r3, #127	; 0x7f
 80010d6:	d8f0      	bhi.n	80010ba <SEGGER_SYSVIEW_Start+0x5a>
 80010d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80010de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
 80010ec:	4b36      	ldr	r3, [pc, #216]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	623b      	str	r3, [r7, #32]
 80010f2:	e00b      	b.n	800110c <SEGGER_SYSVIEW_Start+0xac>
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	1c59      	adds	r1, r3, #1
 80010fc:	6279      	str	r1, [r7, #36]	; 0x24
 80010fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	6a3b      	ldr	r3, [r7, #32]
 8001108:	09db      	lsrs	r3, r3, #7
 800110a:	623b      	str	r3, [r7, #32]
 800110c:	6a3b      	ldr	r3, [r7, #32]
 800110e:	2b7f      	cmp	r3, #127	; 0x7f
 8001110:	d8f0      	bhi.n	80010f4 <SEGGER_SYSVIEW_Start+0x94>
 8001112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	627a      	str	r2, [r7, #36]	; 0x24
 8001118:	6a3a      	ldr	r2, [r7, #32]
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001120:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	61fb      	str	r3, [r7, #28]
 8001126:	4b28      	ldr	r3, [pc, #160]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 8001128:	691b      	ldr	r3, [r3, #16]
 800112a:	61bb      	str	r3, [r7, #24]
 800112c:	e00b      	b.n	8001146 <SEGGER_SYSVIEW_Start+0xe6>
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	b2da      	uxtb	r2, r3
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	1c59      	adds	r1, r3, #1
 8001136:	61f9      	str	r1, [r7, #28]
 8001138:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	09db      	lsrs	r3, r3, #7
 8001144:	61bb      	str	r3, [r7, #24]
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2b7f      	cmp	r3, #127	; 0x7f
 800114a:	d8f0      	bhi.n	800112e <SEGGER_SYSVIEW_Start+0xce>
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	1c5a      	adds	r2, r3, #1
 8001150:	61fa      	str	r2, [r7, #28]
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	701a      	strb	r2, [r3, #0]
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	e00b      	b.n	800117e <SEGGER_SYSVIEW_Start+0x11e>
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	b2da      	uxtb	r2, r3
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	1c59      	adds	r1, r3, #1
 800116e:	6179      	str	r1, [r7, #20]
 8001170:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	701a      	strb	r2, [r3, #0]
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	09db      	lsrs	r3, r3, #7
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	2b7f      	cmp	r3, #127	; 0x7f
 8001182:	d8f0      	bhi.n	8001166 <SEGGER_SYSVIEW_Start+0x106>
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	617a      	str	r2, [r7, #20]
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001194:	2218      	movs	r2, #24
 8001196:	6839      	ldr	r1, [r7, #0]
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff fceb 	bl	8000b74 <_SendPacket>
      RECORD_END();
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d002      	beq.n	80011b2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <SEGGER_SYSVIEW_Start+0x168>)
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80011b2:	f000 f9eb 	bl	800158c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80011b6:	f000 f9b1 	bl	800151c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80011ba:	f000 fac1 	bl	8001740 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80011be:	bf00      	nop
 80011c0:	3730      	adds	r7, #48	; 0x30
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000b90 	.word	0x20000b90
 80011cc:	0800d27c 	.word	0x0800d27c
 80011d0:	20000bc0 	.word	0x20000bc0

080011d4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80011da:	f3ef 8311 	mrs	r3, BASEPRI
 80011de:	f04f 0120 	mov.w	r1, #32
 80011e2:	f381 8811 	msr	BASEPRI, r1
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	480b      	ldr	r0, [pc, #44]	; (8001218 <SEGGER_SYSVIEW_Stop+0x44>)
 80011ea:	f7ff fbd5 	bl	8000998 <_PreparePacket>
 80011ee:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <SEGGER_SYSVIEW_Stop+0x48>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d007      	beq.n	8001208 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80011f8:	220b      	movs	r2, #11
 80011fa:	6839      	ldr	r1, [r7, #0]
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f7ff fcb9 	bl	8000b74 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <SEGGER_SYSVIEW_Stop+0x48>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f383 8811 	msr	BASEPRI, r3
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000bc0 	.word	0x20000bc0
 800121c:	20000b90 	.word	0x20000b90

08001220 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b08c      	sub	sp, #48	; 0x30
 8001224:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001226:	f3ef 8311 	mrs	r3, BASEPRI
 800122a:	f04f 0120 	mov.w	r1, #32
 800122e:	f381 8811 	msr	BASEPRI, r1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	4845      	ldr	r0, [pc, #276]	; (800134c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8001236:	f7ff fbaf 	bl	8000998 <_PreparePacket>
 800123a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001244:	4b42      	ldr	r3, [pc, #264]	; (8001350 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	62bb      	str	r3, [r7, #40]	; 0x28
 800124a:	e00b      	b.n	8001264 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800124c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800124e:	b2da      	uxtb	r2, r3
 8001250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001252:	1c59      	adds	r1, r3, #1
 8001254:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001256:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	701a      	strb	r2, [r3, #0]
 800125e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001260:	09db      	lsrs	r3, r3, #7
 8001262:	62bb      	str	r3, [r7, #40]	; 0x28
 8001264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001266:	2b7f      	cmp	r3, #127	; 0x7f
 8001268:	d8f0      	bhi.n	800124c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800126a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001270:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001278:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
 800127e:	4b34      	ldr	r3, [pc, #208]	; (8001350 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	623b      	str	r3, [r7, #32]
 8001284:	e00b      	b.n	800129e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8001286:	6a3b      	ldr	r3, [r7, #32]
 8001288:	b2da      	uxtb	r2, r3
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	1c59      	adds	r1, r3, #1
 800128e:	6279      	str	r1, [r7, #36]	; 0x24
 8001290:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
 8001298:	6a3b      	ldr	r3, [r7, #32]
 800129a:	09db      	lsrs	r3, r3, #7
 800129c:	623b      	str	r3, [r7, #32]
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	2b7f      	cmp	r3, #127	; 0x7f
 80012a2:	d8f0      	bhi.n	8001286 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80012a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a6:	1c5a      	adds	r2, r3, #1
 80012a8:	627a      	str	r2, [r7, #36]	; 0x24
 80012aa:	6a3a      	ldr	r2, [r7, #32]
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	701a      	strb	r2, [r3, #0]
 80012b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	4b25      	ldr	r3, [pc, #148]	; (8001350 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80012ba:	691b      	ldr	r3, [r3, #16]
 80012bc:	61bb      	str	r3, [r7, #24]
 80012be:	e00b      	b.n	80012d8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	1c59      	adds	r1, r3, #1
 80012c8:	61f9      	str	r1, [r7, #28]
 80012ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	09db      	lsrs	r3, r3, #7
 80012d6:	61bb      	str	r3, [r7, #24]
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2b7f      	cmp	r3, #127	; 0x7f
 80012dc:	d8f0      	bhi.n	80012c0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	1c5a      	adds	r2, r3, #1
 80012e2:	61fa      	str	r2, [r7, #28]
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	701a      	strb	r2, [r3, #0]
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	e00b      	b.n	8001310 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	1c59      	adds	r1, r3, #1
 8001300:	6179      	str	r1, [r7, #20]
 8001302:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	701a      	strb	r2, [r3, #0]
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	09db      	lsrs	r3, r3, #7
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	2b7f      	cmp	r3, #127	; 0x7f
 8001314:	d8f0      	bhi.n	80012f8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	1c5a      	adds	r2, r3, #1
 800131a:	617a      	str	r2, [r7, #20]
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001326:	2218      	movs	r2, #24
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	68b8      	ldr	r0, [r7, #8]
 800132c:	f7ff fc22 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800133e:	4b04      	ldr	r3, [pc, #16]	; (8001350 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001342:	4798      	blx	r3
  }
}
 8001344:	bf00      	nop
 8001346:	3730      	adds	r7, #48	; 0x30
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000bc0 	.word	0x20000bc0
 8001350:	20000b90 	.word	0x20000b90

08001354 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b092      	sub	sp, #72	; 0x48
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800135c:	f3ef 8311 	mrs	r3, BASEPRI
 8001360:	f04f 0120 	mov.w	r1, #32
 8001364:	f381 8811 	msr	BASEPRI, r1
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	486a      	ldr	r0, [pc, #424]	; (8001514 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800136c:	f7ff fb14 	bl	8000998 <_PreparePacket>
 8001370:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	647b      	str	r3, [r7, #68]	; 0x44
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b66      	ldr	r3, [pc, #408]	; (8001518 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	643b      	str	r3, [r7, #64]	; 0x40
 8001386:	e00b      	b.n	80013a0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8001388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800138a:	b2da      	uxtb	r2, r3
 800138c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800138e:	1c59      	adds	r1, r3, #1
 8001390:	6479      	str	r1, [r7, #68]	; 0x44
 8001392:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	701a      	strb	r2, [r3, #0]
 800139a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800139c:	09db      	lsrs	r3, r3, #7
 800139e:	643b      	str	r3, [r7, #64]	; 0x40
 80013a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013a2:	2b7f      	cmp	r3, #127	; 0x7f
 80013a4:	d8f0      	bhi.n	8001388 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80013a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	647a      	str	r2, [r7, #68]	; 0x44
 80013ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	701a      	strb	r2, [r3, #0]
 80013b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013b4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
 80013c0:	e00b      	b.n	80013da <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80013c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013c8:	1c59      	adds	r1, r3, #1
 80013ca:	63f9      	str	r1, [r7, #60]	; 0x3c
 80013cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013d6:	09db      	lsrs	r3, r3, #7
 80013d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80013da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013dc:	2b7f      	cmp	r3, #127	; 0x7f
 80013de:	d8f0      	bhi.n	80013c2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80013e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80013e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013ee:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2220      	movs	r2, #32
 80013f6:	4619      	mov	r1, r3
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff fa9d 	bl	8000938 <_EncodeStr>
 80013fe:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8001400:	2209      	movs	r2, #9
 8001402:	68f9      	ldr	r1, [r7, #12]
 8001404:	6938      	ldr	r0, [r7, #16]
 8001406:	f7ff fbb5 	bl	8000b74 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	637b      	str	r3, [r7, #52]	; 0x34
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b40      	ldr	r3, [pc, #256]	; (8001518 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	633b      	str	r3, [r7, #48]	; 0x30
 800141e:	e00b      	b.n	8001438 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8001420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001422:	b2da      	uxtb	r2, r3
 8001424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001426:	1c59      	adds	r1, r3, #1
 8001428:	6379      	str	r1, [r7, #52]	; 0x34
 800142a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	701a      	strb	r2, [r3, #0]
 8001432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001434:	09db      	lsrs	r3, r3, #7
 8001436:	633b      	str	r3, [r7, #48]	; 0x30
 8001438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143a:	2b7f      	cmp	r3, #127	; 0x7f
 800143c:	d8f0      	bhi.n	8001420 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800143e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001440:	1c5a      	adds	r2, r3, #1
 8001442:	637a      	str	r2, [r7, #52]	; 0x34
 8001444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	701a      	strb	r2, [r3, #0]
 800144a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800144c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
 8001458:	e00b      	b.n	8001472 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145c:	b2da      	uxtb	r2, r3
 800145e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001460:	1c59      	adds	r1, r3, #1
 8001462:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001464:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146e:	09db      	lsrs	r3, r3, #7
 8001470:	62bb      	str	r3, [r7, #40]	; 0x28
 8001472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001474:	2b7f      	cmp	r3, #127	; 0x7f
 8001476:	d8f0      	bhi.n	800145a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8001478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800147e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	701a      	strb	r2, [r3, #0]
 8001484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001486:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	627b      	str	r3, [r7, #36]	; 0x24
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	623b      	str	r3, [r7, #32]
 8001492:	e00b      	b.n	80014ac <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8001494:	6a3b      	ldr	r3, [r7, #32]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149a:	1c59      	adds	r1, r3, #1
 800149c:	6279      	str	r1, [r7, #36]	; 0x24
 800149e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80014a2:	b2d2      	uxtb	r2, r2
 80014a4:	701a      	strb	r2, [r3, #0]
 80014a6:	6a3b      	ldr	r3, [r7, #32]
 80014a8:	09db      	lsrs	r3, r3, #7
 80014aa:	623b      	str	r3, [r7, #32]
 80014ac:	6a3b      	ldr	r3, [r7, #32]
 80014ae:	2b7f      	cmp	r3, #127	; 0x7f
 80014b0:	d8f0      	bhi.n	8001494 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80014b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b4:	1c5a      	adds	r2, r3, #1
 80014b6:	627a      	str	r2, [r7, #36]	; 0x24
 80014b8:	6a3a      	ldr	r2, [r7, #32]
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	701a      	strb	r2, [r3, #0]
 80014be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	61fb      	str	r3, [r7, #28]
 80014c6:	2300      	movs	r3, #0
 80014c8:	61bb      	str	r3, [r7, #24]
 80014ca:	e00b      	b.n	80014e4 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	1c59      	adds	r1, r3, #1
 80014d4:	61f9      	str	r1, [r7, #28]
 80014d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	09db      	lsrs	r3, r3, #7
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	2b7f      	cmp	r3, #127	; 0x7f
 80014e8:	d8f0      	bhi.n	80014cc <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	1c5a      	adds	r2, r3, #1
 80014ee:	61fa      	str	r2, [r7, #28]
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	701a      	strb	r2, [r3, #0]
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80014fa:	2215      	movs	r2, #21
 80014fc:	68f9      	ldr	r1, [r7, #12]
 80014fe:	6938      	ldr	r0, [r7, #16]
 8001500:	f7ff fb38 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	f383 8811 	msr	BASEPRI, r3
}
 800150a:	bf00      	nop
 800150c:	3748      	adds	r7, #72	; 0x48
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000bc0 	.word	0x20000bc0
 8001518:	20000b90 	.word	0x20000b90

0800151c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8001520:	4b07      	ldr	r3, [pc, #28]	; (8001540 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001522:	6a1b      	ldr	r3, [r3, #32]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d008      	beq.n	800153a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8001528:	4b05      	ldr	r3, [pc, #20]	; (8001540 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8001532:	4b03      	ldr	r3, [pc, #12]	; (8001540 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4798      	blx	r3
  }
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000b90 	.word	0x20000b90

08001544 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800154c:	f3ef 8311 	mrs	r3, BASEPRI
 8001550:	f04f 0120 	mov.w	r1, #32
 8001554:	f381 8811 	msr	BASEPRI, r1
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	480b      	ldr	r0, [pc, #44]	; (8001588 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800155c:	f7ff fa1c 	bl	8000998 <_PreparePacket>
 8001560:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001562:	2280      	movs	r2, #128	; 0x80
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	6938      	ldr	r0, [r7, #16]
 8001568:	f7ff f9e6 	bl	8000938 <_EncodeStr>
 800156c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800156e:	220e      	movs	r2, #14
 8001570:	68f9      	ldr	r1, [r7, #12]
 8001572:	6938      	ldr	r0, [r7, #16]
 8001574:	f7ff fafe 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	f383 8811 	msr	BASEPRI, r3
}
 800157e:	bf00      	nop
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000bc0 	.word	0x20000bc0

0800158c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d01a      	beq.n	80015d0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800159a:	4b13      	ldr	r3, [pc, #76]	; (80015e8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d015      	beq.n	80015d0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80015a4:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4798      	blx	r3
 80015ac:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80015b0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80015b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	000a      	movs	r2, r1
 80015c0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80015c2:	4613      	mov	r3, r2
 80015c4:	461a      	mov	r2, r3
 80015c6:	4621      	mov	r1, r4
 80015c8:	200d      	movs	r0, #13
 80015ca:	f7ff fcef 	bl	8000fac <SEGGER_SYSVIEW_RecordU32x2>
 80015ce:	e006      	b.n	80015de <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	200c      	movs	r0, #12
 80015d8:	f7ff fcac 	bl	8000f34 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80015dc:	bf00      	nop
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd90      	pop	{r4, r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000b90 	.word	0x20000b90
 80015ec:	e0001004 	.word	0xe0001004

080015f0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08c      	sub	sp, #48	; 0x30
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80015fa:	4b40      	ldr	r3, [pc, #256]	; (80016fc <SEGGER_SYSVIEW_SendModule+0x10c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d077      	beq.n	80016f2 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8001602:	4b3e      	ldr	r3, [pc, #248]	; (80016fc <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8001608:	2300      	movs	r3, #0
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
 800160c:	e008      	b.n	8001620 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800160e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8001614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001616:	2b00      	cmp	r3, #0
 8001618:	d007      	beq.n	800162a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800161a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800161c:	3301      	adds	r3, #1
 800161e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001624:	429a      	cmp	r2, r3
 8001626:	d3f2      	bcc.n	800160e <SEGGER_SYSVIEW_SendModule+0x1e>
 8001628:	e000      	b.n	800162c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800162a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162e:	2b00      	cmp	r3, #0
 8001630:	d055      	beq.n	80016de <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001632:	f3ef 8311 	mrs	r3, BASEPRI
 8001636:	f04f 0120 	mov.w	r1, #32
 800163a:	f381 8811 	msr	BASEPRI, r1
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	482f      	ldr	r0, [pc, #188]	; (8001700 <SEGGER_SYSVIEW_SendModule+0x110>)
 8001642:	f7ff f9a9 	bl	8000998 <_PreparePacket>
 8001646:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	623b      	str	r3, [r7, #32]
 8001654:	e00b      	b.n	800166e <SEGGER_SYSVIEW_SendModule+0x7e>
 8001656:	6a3b      	ldr	r3, [r7, #32]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	1c59      	adds	r1, r3, #1
 800165e:	6279      	str	r1, [r7, #36]	; 0x24
 8001660:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	701a      	strb	r2, [r3, #0]
 8001668:	6a3b      	ldr	r3, [r7, #32]
 800166a:	09db      	lsrs	r3, r3, #7
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	6a3b      	ldr	r3, [r7, #32]
 8001670:	2b7f      	cmp	r3, #127	; 0x7f
 8001672:	d8f0      	bhi.n	8001656 <SEGGER_SYSVIEW_SendModule+0x66>
 8001674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001676:	1c5a      	adds	r2, r3, #1
 8001678:	627a      	str	r2, [r7, #36]	; 0x24
 800167a:	6a3a      	ldr	r2, [r7, #32]
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	701a      	strb	r2, [r3, #0]
 8001680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001682:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	61fb      	str	r3, [r7, #28]
 8001688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	61bb      	str	r3, [r7, #24]
 800168e:	e00b      	b.n	80016a8 <SEGGER_SYSVIEW_SendModule+0xb8>
 8001690:	69bb      	ldr	r3, [r7, #24]
 8001692:	b2da      	uxtb	r2, r3
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	1c59      	adds	r1, r3, #1
 8001698:	61f9      	str	r1, [r7, #28]
 800169a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	09db      	lsrs	r3, r3, #7
 80016a6:	61bb      	str	r3, [r7, #24]
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2b7f      	cmp	r3, #127	; 0x7f
 80016ac:	d8f0      	bhi.n	8001690 <SEGGER_SYSVIEW_SendModule+0xa0>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	61fa      	str	r2, [r7, #28]
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2280      	movs	r2, #128	; 0x80
 80016c4:	4619      	mov	r1, r3
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	f7ff f936 	bl	8000938 <_EncodeStr>
 80016cc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80016ce:	2216      	movs	r2, #22
 80016d0:	68f9      	ldr	r1, [r7, #12]
 80016d2:	6938      	ldr	r0, [r7, #16]
 80016d4:	f7ff fa4e 	bl	8000b74 <_SendPacket>
      RECORD_END();
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 80016de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d006      	beq.n	80016f2 <SEGGER_SYSVIEW_SendModule+0x102>
 80016e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80016ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4798      	blx	r3
    }
  }
}
 80016f2:	bf00      	nop
 80016f4:	3730      	adds	r7, #48	; 0x30
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000bb8 	.word	0x20000bb8
 8001700:	20000bc0 	.word	0x20000bc0

08001704 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d00f      	beq.n	8001732 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8001712:	4b0a      	ldr	r3, [pc, #40]	; (800173c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f2      	bne.n	8001718 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000bb8 	.word	0x20000bb8

08001740 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8001746:	f3ef 8311 	mrs	r3, BASEPRI
 800174a:	f04f 0120 	mov.w	r1, #32
 800174e:	f381 8811 	msr	BASEPRI, r1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	4817      	ldr	r0, [pc, #92]	; (80017b4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8001756:	f7ff f91f 	bl	8000998 <_PreparePacket>
 800175a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	617b      	str	r3, [r7, #20]
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	e00b      	b.n	8001784 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	b2da      	uxtb	r2, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	1c59      	adds	r1, r3, #1
 8001774:	6179      	str	r1, [r7, #20]
 8001776:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	09db      	lsrs	r3, r3, #7
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	2b7f      	cmp	r3, #127	; 0x7f
 8001788:	d8f0      	bhi.n	800176c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	617a      	str	r2, [r7, #20]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800179a:	221b      	movs	r2, #27
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	68b8      	ldr	r0, [r7, #8]
 80017a0:	f7ff f9e8 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f383 8811 	msr	BASEPRI, r3
}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000bc0 	.word	0x20000bc0
 80017b8:	20000bbc 	.word	0x20000bbc

080017bc <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <_cbSendSystemDesc+0x14>)
 80017c2:	f7ff febf 	bl	8001544 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80017c6:	4803      	ldr	r0, [pc, #12]	; (80017d4 <_cbSendSystemDesc+0x18>)
 80017c8:	f7ff febc 	bl	8001544 <SEGGER_SYSVIEW_SendSysDesc>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	0800d1a8 	.word	0x0800d1a8
 80017d4:	0800d1dc 	.word	0x0800d1dc

080017d8 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <SEGGER_SYSVIEW_Conf+0x20>)
 80017de:	6818      	ldr	r0, [r3, #0]
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <SEGGER_SYSVIEW_Conf+0x20>)
 80017e2:	6819      	ldr	r1, [r3, #0]
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <SEGGER_SYSVIEW_Conf+0x24>)
 80017e6:	4a06      	ldr	r2, [pc, #24]	; (8001800 <SEGGER_SYSVIEW_Conf+0x28>)
 80017e8:	f7ff fb32 	bl	8000e50 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80017ec:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80017f0:	f7ff fb72 	bl	8000ed8 <SEGGER_SYSVIEW_SetRAMBase>
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000000 	.word	0x20000000
 80017fc:	080017bd 	.word	0x080017bd
 8001800:	0800d288 	.word	0x0800d288

08001804 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001806:	b085      	sub	sp, #20
 8001808:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800180a:	2300      	movs	r3, #0
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	e048      	b.n	80018a2 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8001810:	4929      	ldr	r1, [pc, #164]	; (80018b8 <_cbSendTaskList+0xb4>)
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f009 fcf9 	bl	800b218 <uxTaskGetStackHighWaterMark>
 8001826:	4601      	mov	r1, r0
 8001828:	4823      	ldr	r0, [pc, #140]	; (80018b8 <_cbSendTaskList+0xb4>)
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4403      	add	r3, r0
 8001836:	3310      	adds	r3, #16
 8001838:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800183a:	491f      	ldr	r1, [pc, #124]	; (80018b8 <_cbSendTaskList+0xb4>)
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	491b      	ldr	r1, [pc, #108]	; (80018b8 <_cbSendTaskList+0xb4>)
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	440b      	add	r3, r1
 8001858:	3304      	adds	r3, #4
 800185a:	6819      	ldr	r1, [r3, #0]
 800185c:	4c16      	ldr	r4, [pc, #88]	; (80018b8 <_cbSendTaskList+0xb4>)
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4423      	add	r3, r4
 800186a:	3308      	adds	r3, #8
 800186c:	681c      	ldr	r4, [r3, #0]
 800186e:	4d12      	ldr	r5, [pc, #72]	; (80018b8 <_cbSendTaskList+0xb4>)
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	442b      	add	r3, r5
 800187c:	330c      	adds	r3, #12
 800187e:	681d      	ldr	r5, [r3, #0]
 8001880:	4e0d      	ldr	r6, [pc, #52]	; (80018b8 <_cbSendTaskList+0xb4>)
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4433      	add	r3, r6
 800188e:	3310      	adds	r3, #16
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	462b      	mov	r3, r5
 8001896:	4622      	mov	r2, r4
 8001898:	f000 f855 	bl	8001946 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3301      	adds	r3, #1
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <_cbSendTaskList+0xb8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d3b1      	bcc.n	8001810 <_cbSendTaskList+0xc>
  }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000ca4 	.word	0x20000ca4
 80018bc:	20000d44 	.word	0x20000d44

080018c0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80018c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80018c8:	f009 f994 	bl	800abf4 <xTaskGetTickCountFromISR>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2200      	movs	r2, #0
 80018d0:	469a      	mov	sl, r3
 80018d2:	4693      	mov	fp, r2
 80018d4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80018d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	f04f 0a00 	mov.w	sl, #0
 80018e4:	f04f 0b00 	mov.w	fp, #0
 80018e8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80018ec:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80018f0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80018f4:	4652      	mov	r2, sl
 80018f6:	465b      	mov	r3, fp
 80018f8:	1a14      	subs	r4, r2, r0
 80018fa:	eb63 0501 	sbc.w	r5, r3, r1
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	00ab      	lsls	r3, r5, #2
 8001908:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800190c:	00a2      	lsls	r2, r4, #2
 800190e:	4614      	mov	r4, r2
 8001910:	461d      	mov	r5, r3
 8001912:	eb14 0800 	adds.w	r8, r4, r0
 8001916:	eb45 0901 	adc.w	r9, r5, r1
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	f04f 0300 	mov.w	r3, #0
 8001922:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001926:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800192a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800192e:	4690      	mov	r8, r2
 8001930:	4699      	mov	r9, r3
 8001932:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001936:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001946 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b08a      	sub	sp, #40	; 0x28
 800194a:	af00      	add	r7, sp, #0
 800194c:	60f8      	str	r0, [r7, #12]
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
 8001952:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2214      	movs	r2, #20
 800195a:	2100      	movs	r1, #0
 800195c:	4618      	mov	r0, r3
 800195e:	f00b fb03 	bl	800cf68 <memset>
  TaskInfo.TaskID     = TaskID;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fcea 	bl	8001354 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	; 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800198c:	f000 fbbf 	bl	800210e <HAL_Init>

  /* USER CODE BEGIN Init */
  SEGGER_SYSVIEW_Conf();
 8001990:	f7ff ff22 	bl	80017d8 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001994:	f000 f828 	bl	80019e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001998:	f000 f916 	bl	8001bc8 <MX_GPIO_Init>
  MX_ETH_Init();
 800199c:	f000 f896 	bl	8001acc <MX_ETH_Init>
  MX_USART3_UART_Init();
 80019a0:	f000 f8e2 	bl	8001b68 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80019a4:	f007 feee 	bl	8009784 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80019a8:	4a09      	ldr	r2, [pc, #36]	; (80019d0 <main+0x48>)
 80019aa:	2100      	movs	r1, #0
 80019ac:	4809      	ldr	r0, [pc, #36]	; (80019d4 <main+0x4c>)
 80019ae:	f007 ff53 	bl	8009858 <osThreadNew>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4a08      	ldr	r2, [pc, #32]	; (80019d8 <main+0x50>)
 80019b6:	6013      	str	r3, [r2, #0]

  /* creation of usbSend */
  usbSendHandle = osThreadNew(usbSendEntry, NULL, &usbSend_attributes);
 80019b8:	4a08      	ldr	r2, [pc, #32]	; (80019dc <main+0x54>)
 80019ba:	2100      	movs	r1, #0
 80019bc:	4808      	ldr	r0, [pc, #32]	; (80019e0 <main+0x58>)
 80019be:	f007 ff4b 	bl	8009858 <osThreadNew>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <main+0x5c>)
 80019c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80019c8:	f007 ff10 	bl	80097ec <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019cc:	e7fe      	b.n	80019cc <main+0x44>
 80019ce:	bf00      	nop
 80019d0:	0800d290 	.word	0x0800d290
 80019d4:	08001d0d 	.word	0x08001d0d
 80019d8:	20000eb8 	.word	0x20000eb8
 80019dc:	0800d2b4 	.word	0x0800d2b4
 80019e0:	08001d21 	.word	0x08001d21
 80019e4:	20000ebc 	.word	0x20000ebc

080019e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b094      	sub	sp, #80	; 0x50
 80019ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ee:	f107 031c 	add.w	r3, r7, #28
 80019f2:	2234      	movs	r2, #52	; 0x34
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f00b fab6 	bl	800cf68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019fc:	f107 0308 	add.w	r3, r7, #8
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a0c:	f002 fcb6 	bl	800437c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	4b2c      	ldr	r3, [pc, #176]	; (8001ac4 <SystemClock_Config+0xdc>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	4a2b      	ldr	r2, [pc, #172]	; (8001ac4 <SystemClock_Config+0xdc>)
 8001a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <SystemClock_Config+0xdc>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a28:	4b27      	ldr	r3, [pc, #156]	; (8001ac8 <SystemClock_Config+0xe0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a30:	4a25      	ldr	r2, [pc, #148]	; (8001ac8 <SystemClock_Config+0xe0>)
 8001a32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a36:	6013      	str	r3, [r2, #0]
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <SystemClock_Config+0xe0>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a44:	2301      	movs	r3, #1
 8001a46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a48:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a4c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a58:	2304      	movs	r3, #4
 8001a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a5c:	2360      	movs	r3, #96	; 0x60
 8001a5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a64:	2304      	movs	r3, #4
 8001a66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4618      	mov	r0, r3
 8001a72:	f002 fce3 	bl	800443c <HAL_RCC_OscConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a7c:	f000 f962 	bl	8001d44 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a80:	f002 fc8c 	bl	800439c <HAL_PWREx_EnableOverDrive>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a8a:	f000 f95b 	bl	8001d44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8e:	230f      	movs	r3, #15
 8001a90:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a92:	2302      	movs	r3, #2
 8001a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a9e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001aa4:	f107 0308 	add.w	r3, r7, #8
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f002 ff74 	bl	8004998 <HAL_RCC_ClockConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001ab6:	f000 f945 	bl	8001d44 <Error_Handler>
  }
}
 8001aba:	bf00      	nop
 8001abc:	3750      	adds	r7, #80	; 0x50
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40007000 	.word	0x40007000

08001acc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <MX_ETH_Init+0x84>)
 8001ad2:	4a20      	ldr	r2, [pc, #128]	; (8001b54 <MX_ETH_Init+0x88>)
 8001ad4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001ad6:	4b20      	ldr	r3, [pc, #128]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001adc:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001ade:	2280      	movs	r2, #128	; 0x80
 8001ae0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001ae2:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001ae4:	22e1      	movs	r2, #225	; 0xe1
 8001ae6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001af4:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001afa:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <MX_ETH_Init+0x84>)
 8001afc:	4a16      	ldr	r2, [pc, #88]	; (8001b58 <MX_ETH_Init+0x8c>)
 8001afe:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <MX_ETH_Init+0x84>)
 8001b02:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b06:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_ETH_Init+0x84>)
 8001b0a:	4a14      	ldr	r2, [pc, #80]	; (8001b5c <MX_ETH_Init+0x90>)
 8001b0c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <MX_ETH_Init+0x84>)
 8001b10:	4a13      	ldr	r2, [pc, #76]	; (8001b60 <MX_ETH_Init+0x94>)
 8001b12:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_ETH_Init+0x84>)
 8001b16:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001b1a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001b1c:	480c      	ldr	r0, [pc, #48]	; (8001b50 <MX_ETH_Init+0x84>)
 8001b1e:	f000 fc89 	bl	8002434 <HAL_ETH_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001b28:	f000 f90c 	bl	8001d44 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001b2c:	2238      	movs	r2, #56	; 0x38
 8001b2e:	2100      	movs	r1, #0
 8001b30:	480c      	ldr	r0, [pc, #48]	; (8001b64 <MX_ETH_Init+0x98>)
 8001b32:	f00b fa19 	bl	800cf68 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <MX_ETH_Init+0x98>)
 8001b38:	2221      	movs	r2, #33	; 0x21
 8001b3a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <MX_ETH_Init+0x98>)
 8001b3e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001b42:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001b44:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <MX_ETH_Init+0x98>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000d80 	.word	0x20000d80
 8001b54:	40028000 	.word	0x40028000
 8001b58:	20000ec0 	.word	0x20000ec0
 8001b5c:	20000214 	.word	0x20000214
 8001b60:	20000174 	.word	0x20000174
 8001b64:	20000d48 	.word	0x20000d48

08001b68 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b6c:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b6e:	4a15      	ldr	r2, [pc, #84]	; (8001bc4 <MX_USART3_UART_Init+0x5c>)
 8001b70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b72:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b80:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b8e:	220c      	movs	r2, #12
 8001b90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001baa:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_USART3_UART_Init+0x58>)
 8001bac:	f003 fd42 	bl	8005634 <HAL_UART_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bb6:	f000 f8c5 	bl	8001d44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000e30 	.word	0x20000e30
 8001bc4:	40004800 	.word	0x40004800

08001bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	; 0x30
 8001bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
 8001bdc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bde:	4b47      	ldr	r3, [pc, #284]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a46      	ldr	r2, [pc, #280]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001be4:	f043 0304 	orr.w	r3, r3, #4
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b44      	ldr	r3, [pc, #272]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bf6:	4b41      	ldr	r3, [pc, #260]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	4a40      	ldr	r2, [pc, #256]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c00:	6313      	str	r3, [r2, #48]	; 0x30
 8001c02:	4b3e      	ldr	r3, [pc, #248]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	4b3b      	ldr	r3, [pc, #236]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a3a      	ldr	r2, [pc, #232]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b38      	ldr	r3, [pc, #224]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	4b35      	ldr	r3, [pc, #212]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a34      	ldr	r2, [pc, #208]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b32      	ldr	r3, [pc, #200]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c3e:	4b2f      	ldr	r3, [pc, #188]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a2e      	ldr	r2, [pc, #184]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c44:	f043 0308 	orr.w	r3, r3, #8
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b2c      	ldr	r3, [pc, #176]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0308 	and.w	r3, r3, #8
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c56:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a28      	ldr	r2, [pc, #160]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b26      	ldr	r3, [pc, #152]	; (8001cfc <MX_GPIO_Init+0x134>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f244 0181 	movw	r1, #16513	; 0x4081
 8001c74:	4822      	ldr	r0, [pc, #136]	; (8001d00 <MX_GPIO_Init+0x138>)
 8001c76:	f001 f8af 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2140      	movs	r1, #64	; 0x40
 8001c7e:	4821      	ldr	r0, [pc, #132]	; (8001d04 <MX_GPIO_Init+0x13c>)
 8001c80:	f001 f8aa 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001c84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	481b      	ldr	r0, [pc, #108]	; (8001d08 <MX_GPIO_Init+0x140>)
 8001c9c:	f000 fef0 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001ca0:	f244 0381 	movw	r3, #16513	; 0x4081
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4811      	ldr	r0, [pc, #68]	; (8001d00 <MX_GPIO_Init+0x138>)
 8001cba:	f000 fee1 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001cbe:	2340      	movs	r3, #64	; 0x40
 8001cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480b      	ldr	r0, [pc, #44]	; (8001d04 <MX_GPIO_Init+0x13c>)
 8001cd6:	f000 fed3 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_GPIO_Init+0x13c>)
 8001cee:	f000 fec7 	bl	8002a80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cf2:	bf00      	nop
 8001cf4:	3730      	adds	r7, #48	; 0x30
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020400 	.word	0x40020400
 8001d04:	40021800 	.word	0x40021800
 8001d08:	40020800 	.word	0x40020800

08001d0c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001d14:	f00a fb4a 	bl	800c3ac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d18:	2001      	movs	r0, #1
 8001d1a:	f007 fe43 	bl	80099a4 <osDelay>
 8001d1e:	e7fb      	b.n	8001d18 <StartDefaultTask+0xc>

08001d20 <usbSendEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_usbSendEntry */
void usbSendEntry(void *argument)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN usbSendEntry */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d28:	2001      	movs	r0, #1
 8001d2a:	f007 fe3b 	bl	80099a4 <osDelay>
    static char buffer[10] = {0};
	CDC_Transmit_FS((uint8_t*)"test\n", 5);
 8001d2e:	2105      	movs	r1, #5
 8001d30:	4803      	ldr	r0, [pc, #12]	; (8001d40 <usbSendEntry+0x20>)
 8001d32:	f00a fbf9 	bl	800c528 <CDC_Transmit_FS>

	vTaskDelay(100);
 8001d36:	2064      	movs	r0, #100	; 0x64
 8001d38:	f008 fdfe 	bl	800a938 <vTaskDelay>
  {
 8001d3c:	e7f4      	b.n	8001d28 <usbSendEntry+0x8>
 8001d3e:	bf00      	nop
 8001d40:	0800d200 	.word	0x0800d200

08001d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d48:	b672      	cpsid	i
}
 8001d4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <Error_Handler+0x8>
	...

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d78:	6453      	str	r3, [r2, #68]	; 0x44
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <HAL_MspInit+0x4c>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	210f      	movs	r1, #15
 8001d8a:	f06f 0001 	mvn.w	r0, #1
 8001d8e:	f000 fb1a 	bl	80023c6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800

08001da0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08e      	sub	sp, #56	; 0x38
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a4e      	ldr	r2, [pc, #312]	; (8001ef8 <HAL_ETH_MspInit+0x158>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	f040 8096 	bne.w	8001ef0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001dc4:	4b4d      	ldr	r3, [pc, #308]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	4a4c      	ldr	r2, [pc, #304]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dce:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd0:	4b4a      	ldr	r3, [pc, #296]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	623b      	str	r3, [r7, #32]
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	4b47      	ldr	r3, [pc, #284]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4a46      	ldr	r2, [pc, #280]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001de2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001de6:	6313      	str	r3, [r2, #48]	; 0x30
 8001de8:	4b44      	ldr	r3, [pc, #272]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001df0:	61fb      	str	r3, [r7, #28]
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	4b41      	ldr	r3, [pc, #260]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df8:	4a40      	ldr	r2, [pc, #256]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001dfa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001dfe:	6313      	str	r3, [r2, #48]	; 0x30
 8001e00:	4b3e      	ldr	r3, [pc, #248]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e08:	61bb      	str	r3, [r7, #24]
 8001e0a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0c:	4b3b      	ldr	r3, [pc, #236]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	4a3a      	ldr	r2, [pc, #232]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e12:	f043 0304 	orr.w	r3, r3, #4
 8001e16:	6313      	str	r3, [r2, #48]	; 0x30
 8001e18:	4b38      	ldr	r3, [pc, #224]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e24:	4b35      	ldr	r3, [pc, #212]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e28:	4a34      	ldr	r2, [pc, #208]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e30:	4b32      	ldr	r3, [pc, #200]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3c:	4b2f      	ldr	r3, [pc, #188]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e40:	4a2e      	ldr	r2, [pc, #184]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	6313      	str	r3, [r2, #48]	; 0x30
 8001e48:	4b2c      	ldr	r3, [pc, #176]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e54:	4b29      	ldr	r3, [pc, #164]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e58:	4a28      	ldr	r2, [pc, #160]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e60:	4b26      	ldr	r3, [pc, #152]	; (8001efc <HAL_ETH_MspInit+0x15c>)
 8001e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001e6c:	2332      	movs	r3, #50	; 0x32
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e7c:	230b      	movs	r3, #11
 8001e7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e84:	4619      	mov	r1, r3
 8001e86:	481e      	ldr	r0, [pc, #120]	; (8001f00 <HAL_ETH_MspInit+0x160>)
 8001e88:	f000 fdfa 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001e8c:	2386      	movs	r3, #134	; 0x86
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e9c:	230b      	movs	r3, #11
 8001e9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4817      	ldr	r0, [pc, #92]	; (8001f04 <HAL_ETH_MspInit+0x164>)
 8001ea8:	f000 fdea 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001eac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ebe:	230b      	movs	r3, #11
 8001ec0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ec2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	480f      	ldr	r0, [pc, #60]	; (8001f08 <HAL_ETH_MspInit+0x168>)
 8001eca:	f000 fdd9 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001ece:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ee0:	230b      	movs	r3, #11
 8001ee2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4808      	ldr	r0, [pc, #32]	; (8001f0c <HAL_ETH_MspInit+0x16c>)
 8001eec:	f000 fdc8 	bl	8002a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001ef0:	bf00      	nop
 8001ef2:	3738      	adds	r7, #56	; 0x38
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40028000 	.word	0x40028000
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020800 	.word	0x40020800
 8001f04:	40020000 	.word	0x40020000
 8001f08:	40020400 	.word	0x40020400
 8001f0c:	40021800 	.word	0x40021800

08001f10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b0ae      	sub	sp, #184	; 0xb8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	2290      	movs	r2, #144	; 0x90
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4618      	mov	r0, r3
 8001f32:	f00b f819 	bl	800cf68 <memset>
  if(huart->Instance==USART3)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a22      	ldr	r2, [pc, #136]	; (8001fc4 <HAL_UART_MspInit+0xb4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d13c      	bne.n	8001fba <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f44:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f46:	2300      	movs	r3, #0
 8001f48:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f4a:	f107 0314 	add.w	r3, r7, #20
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f002 ff48 	bl	8004de4 <HAL_RCCEx_PeriphCLKConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f5a:	f7ff fef3 	bl	8001d44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	4a19      	ldr	r2, [pc, #100]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f68:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a13      	ldr	r2, [pc, #76]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f7c:	f043 0308 	orr.w	r3, r3, #8
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <HAL_UART_MspInit+0xb8>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001f8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fa8:	2307      	movs	r3, #7
 8001faa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <HAL_UART_MspInit+0xbc>)
 8001fb6:	f000 fd63 	bl	8002a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001fba:	bf00      	nop
 8001fbc:	37b8      	adds	r7, #184	; 0xb8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40004800 	.word	0x40004800
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40020c00 	.word	0x40020c00

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fd4:	e7fe      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	e7fe      	b.n	8001fda <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <BusFault_Handler+0x4>

08001fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <UsageFault_Handler+0x4>

08001fee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002000:	f000 f8c2 	bl	8002188 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002004:	f009 f976 	bl	800b2f4 <xTaskGetSchedulerState>
 8002008:	4603      	mov	r3, r0
 800200a:	2b01      	cmp	r3, #1
 800200c:	d001      	beq.n	8002012 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800200e:	f009 ff53 	bl	800beb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800201c:	4802      	ldr	r0, [pc, #8]	; (8002028 <OTG_FS_IRQHandler+0x10>)
 800201e:	f001 f83a 	bl	8003096 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20006cf8 	.word	0x20006cf8

0800202c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002034:	4a14      	ldr	r2, [pc, #80]	; (8002088 <_sbrk+0x5c>)
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <_sbrk+0x60>)
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002040:	4b13      	ldr	r3, [pc, #76]	; (8002090 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <_sbrk+0x64>)
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <_sbrk+0x68>)
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <_sbrk+0x64>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	429a      	cmp	r2, r3
 800205a:	d207      	bcs.n	800206c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800205c:	f00a ff3c 	bl	800ced8 <__errno>
 8002060:	4603      	mov	r3, r0
 8002062:	220c      	movs	r2, #12
 8002064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	e009      	b.n	8002080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800206c:	4b08      	ldr	r3, [pc, #32]	; (8002090 <_sbrk+0x64>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <_sbrk+0x64>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a05      	ldr	r2, [pc, #20]	; (8002090 <_sbrk+0x64>)
 800207c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20080000 	.word	0x20080000
 800208c:	00000400 	.word	0x00000400
 8002090:	20000ec8 	.word	0x20000ec8
 8002094:	20007210 	.word	0x20007210

08002098 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <SystemInit+0x20>)
 800209e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a2:	4a05      	ldr	r2, [pc, #20]	; (80020b8 <SystemInit+0x20>)
 80020a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020c0:	480d      	ldr	r0, [pc, #52]	; (80020f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020c2:	490e      	ldr	r1, [pc, #56]	; (80020fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020c4:	4a0e      	ldr	r2, [pc, #56]	; (8002100 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020c8:	e002      	b.n	80020d0 <LoopCopyDataInit>

080020ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ce:	3304      	adds	r3, #4

080020d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020d4:	d3f9      	bcc.n	80020ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020d6:	4a0b      	ldr	r2, [pc, #44]	; (8002104 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020d8:	4c0b      	ldr	r4, [pc, #44]	; (8002108 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020dc:	e001      	b.n	80020e2 <LoopFillZerobss>

080020de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e0:	3204      	adds	r2, #4

080020e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020e4:	d3fb      	bcc.n	80020de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020e6:	f7ff ffd7 	bl	8002098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ea:	f00a fefb 	bl	800cee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ee:	f7ff fc4b 	bl	8001988 <main>
  bx  lr    
 80020f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020f4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80020f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020fc:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 8002100:	0800d300 	.word	0x0800d300
  ldr r2, =_sbss
 8002104:	200002b4 	.word	0x200002b4
  ldr r4, =_ebss
 8002108:	20007210 	.word	0x20007210

0800210c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800210c:	e7fe      	b.n	800210c <ADC_IRQHandler>

0800210e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002112:	2003      	movs	r0, #3
 8002114:	f000 f94c 	bl	80023b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002118:	200f      	movs	r0, #15
 800211a:	f000 f805 	bl	8002128 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800211e:	f7ff fe17 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	bd80      	pop	{r7, pc}

08002128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002130:	4b12      	ldr	r3, [pc, #72]	; (800217c <HAL_InitTick+0x54>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_InitTick+0x58>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4619      	mov	r1, r3
 800213a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002142:	fbb2 f3f3 	udiv	r3, r2, r3
 8002146:	4618      	mov	r0, r3
 8002148:	f000 f967 	bl	800241a <HAL_SYSTICK_Config>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e00e      	b.n	8002174 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b0f      	cmp	r3, #15
 800215a:	d80a      	bhi.n	8002172 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215c:	2200      	movs	r2, #0
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f000 f92f 	bl	80023c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002168:	4a06      	ldr	r2, [pc, #24]	; (8002184 <HAL_InitTick+0x5c>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	e000      	b.n	8002174 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20000000 	.word	0x20000000
 8002180:	20000008 	.word	0x20000008
 8002184:	20000004 	.word	0x20000004

08002188 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_IncTick+0x20>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_IncTick+0x24>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4413      	add	r3, r2
 8002198:	4a04      	ldr	r2, [pc, #16]	; (80021ac <HAL_IncTick+0x24>)
 800219a:	6013      	str	r3, [r2, #0]
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	20000008 	.word	0x20000008
 80021ac:	20000ecc 	.word	0x20000ecc

080021b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  return uwTick;
 80021b4:	4b03      	ldr	r3, [pc, #12]	; (80021c4 <HAL_GetTick+0x14>)
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000ecc 	.word	0x20000ecc

080021c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d0:	f7ff ffee 	bl	80021b0 <HAL_GetTick>
 80021d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e0:	d005      	beq.n	80021ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021e2:	4b0a      	ldr	r3, [pc, #40]	; (800220c <HAL_Delay+0x44>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4413      	add	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021ee:	bf00      	nop
 80021f0:	f7ff ffde 	bl	80021b0 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d8f7      	bhi.n	80021f0 <HAL_Delay+0x28>
  {
  }
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000008 	.word	0x20000008

08002210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <__NVIC_SetPriorityGrouping+0x40>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800222c:	4013      	ands	r3, r2
 800222e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 800223a:	4313      	orrs	r3, r2
 800223c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800223e:	4a04      	ldr	r2, [pc, #16]	; (8002250 <__NVIC_SetPriorityGrouping+0x40>)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	60d3      	str	r3, [r2, #12]
}
 8002244:	bf00      	nop
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000ed00 	.word	0xe000ed00
 8002254:	05fa0000 	.word	0x05fa0000

08002258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800225c:	4b04      	ldr	r3, [pc, #16]	; (8002270 <__NVIC_GetPriorityGrouping+0x18>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	f003 0307 	and.w	r3, r3, #7
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	db0b      	blt.n	800229e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	4907      	ldr	r1, [pc, #28]	; (80022ac <__NVIC_EnableIRQ+0x38>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	2001      	movs	r0, #1
 8002296:	fa00 f202 	lsl.w	r2, r0, r2
 800229a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000e100 	.word	0xe000e100

080022b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	db0a      	blt.n	80022da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	490c      	ldr	r1, [pc, #48]	; (80022fc <__NVIC_SetPriority+0x4c>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	0112      	lsls	r2, r2, #4
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	440b      	add	r3, r1
 80022d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d8:	e00a      	b.n	80022f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	4908      	ldr	r1, [pc, #32]	; (8002300 <__NVIC_SetPriority+0x50>)
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	3b04      	subs	r3, #4
 80022e8:	0112      	lsls	r2, r2, #4
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	440b      	add	r3, r1
 80022ee:	761a      	strb	r2, [r3, #24]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002304:	b480      	push	{r7}
 8002306:	b089      	sub	sp, #36	; 0x24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f1c3 0307 	rsb	r3, r3, #7
 800231e:	2b04      	cmp	r3, #4
 8002320:	bf28      	it	cs
 8002322:	2304      	movcs	r3, #4
 8002324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3304      	adds	r3, #4
 800232a:	2b06      	cmp	r3, #6
 800232c:	d902      	bls.n	8002334 <NVIC_EncodePriority+0x30>
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	3b03      	subs	r3, #3
 8002332:	e000      	b.n	8002336 <NVIC_EncodePriority+0x32>
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002338:	f04f 32ff 	mov.w	r2, #4294967295
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43da      	mvns	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	401a      	ands	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800234c:	f04f 31ff 	mov.w	r1, #4294967295
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	43d9      	mvns	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	4313      	orrs	r3, r2
         );
}
 800235e:	4618      	mov	r0, r3
 8002360:	3724      	adds	r7, #36	; 0x24
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3b01      	subs	r3, #1
 8002378:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800237c:	d301      	bcc.n	8002382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237e:	2301      	movs	r3, #1
 8002380:	e00f      	b.n	80023a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002382:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <SysTick_Config+0x40>)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238a:	210f      	movs	r1, #15
 800238c:	f04f 30ff 	mov.w	r0, #4294967295
 8002390:	f7ff ff8e 	bl	80022b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <SysTick_Config+0x40>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239a:	4b04      	ldr	r3, [pc, #16]	; (80023ac <SysTick_Config+0x40>)
 800239c:	2207      	movs	r2, #7
 800239e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	e000e010 	.word	0xe000e010

080023b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ff29 	bl	8002210 <__NVIC_SetPriorityGrouping>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
 80023d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d8:	f7ff ff3e 	bl	8002258 <__NVIC_GetPriorityGrouping>
 80023dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	6978      	ldr	r0, [r7, #20]
 80023e4:	f7ff ff8e 	bl	8002304 <NVIC_EncodePriority>
 80023e8:	4602      	mov	r2, r0
 80023ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff5d 	bl	80022b0 <__NVIC_SetPriority>
}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	4603      	mov	r3, r0
 8002406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff31 	bl	8002274 <__NVIC_EnableIRQ>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff ffa2 	bl	800236c <SysTick_Config>
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e06a      	b.n	800251c <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800244c:	2b00      	cmp	r3, #0
 800244e:	d106      	bne.n	800245e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2223      	movs	r2, #35	; 0x23
 8002454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff fca1 	bl	8001da0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245e:	4b31      	ldr	r3, [pc, #196]	; (8002524 <HAL_ETH_Init+0xf0>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	4a30      	ldr	r2, [pc, #192]	; (8002524 <HAL_ETH_Init+0xf0>)
 8002464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002468:	6453      	str	r3, [r2, #68]	; 0x44
 800246a:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <HAL_ETH_Init+0xf0>)
 800246c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002476:	4b2c      	ldr	r3, [pc, #176]	; (8002528 <HAL_ETH_Init+0xf4>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	4a2b      	ldr	r2, [pc, #172]	; (8002528 <HAL_ETH_Init+0xf4>)
 800247c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002480:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002482:	4b29      	ldr	r3, [pc, #164]	; (8002528 <HAL_ETH_Init+0xf4>)
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	4927      	ldr	r1, [pc, #156]	; (8002528 <HAL_ETH_Init+0xf4>)
 800248c:	4313      	orrs	r3, r2
 800248e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002490:	4b25      	ldr	r3, [pc, #148]	; (8002528 <HAL_ETH_Init+0xf4>)
 8002492:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80024aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024ac:	f7ff fe80 	bl	80021b0 <HAL_GetTick>
 80024b0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80024b2:	e011      	b.n	80024d8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80024b4:	f7ff fe7c 	bl	80021b0 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80024c2:	d909      	bls.n	80024d8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2204      	movs	r2, #4
 80024c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	22e0      	movs	r2, #224	; 0xe0
 80024d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e021      	b.n	800251c <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1e4      	bne.n	80024b4 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f958 	bl	80027a0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f9ff 	bl	80028f4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa55 	bl	80029a6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	461a      	mov	r2, r3
 8002502:	2100      	movs	r1, #0
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 f9bd 	bl	8002884 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2210      	movs	r2, #16
 8002516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40023800 	.word	0x40023800
 8002528:	40013800 	.word	0x40013800

0800252c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	4b51      	ldr	r3, [pc, #324]	; (8002688 <ETH_SetMACConfig+0x15c>)
 8002542:	4013      	ands	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	7c1b      	ldrb	r3, [r3, #16]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d102      	bne.n	8002554 <ETH_SetMACConfig+0x28>
 800254e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002552:	e000      	b.n	8002556 <ETH_SetMACConfig+0x2a>
 8002554:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	7c5b      	ldrb	r3, [r3, #17]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d102      	bne.n	8002564 <ETH_SetMACConfig+0x38>
 800255e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002562:	e000      	b.n	8002566 <ETH_SetMACConfig+0x3a>
 8002564:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002566:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800256c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	7fdb      	ldrb	r3, [r3, #31]
 8002572:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002574:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800257a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	7f92      	ldrb	r2, [r2, #30]
 8002580:	2a00      	cmp	r2, #0
 8002582:	d102      	bne.n	800258a <ETH_SetMACConfig+0x5e>
 8002584:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002588:	e000      	b.n	800258c <ETH_SetMACConfig+0x60>
 800258a:	2200      	movs	r2, #0
                        macconf->Speed |
 800258c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	7f1b      	ldrb	r3, [r3, #28]
 8002592:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002594:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800259a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	791b      	ldrb	r3, [r3, #4]
 80025a0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80025a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80025aa:	2a00      	cmp	r2, #0
 80025ac:	d102      	bne.n	80025b4 <ETH_SetMACConfig+0x88>
 80025ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025b2:	e000      	b.n	80025b6 <ETH_SetMACConfig+0x8a>
 80025b4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80025b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	7bdb      	ldrb	r3, [r3, #15]
 80025bc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80025be:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80025c4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80025cc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80025ce:	4313      	orrs	r3, r2
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80025e6:	2001      	movs	r0, #1
 80025e8:	f7ff fdee 	bl	80021c8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002602:	4013      	ands	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800260a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002612:	2a00      	cmp	r2, #0
 8002614:	d101      	bne.n	800261a <ETH_SetMACConfig+0xee>
 8002616:	2280      	movs	r2, #128	; 0x80
 8002618:	e000      	b.n	800261c <ETH_SetMACConfig+0xf0>
 800261a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800261c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002622:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800262a:	2a01      	cmp	r2, #1
 800262c:	d101      	bne.n	8002632 <ETH_SetMACConfig+0x106>
 800262e:	2208      	movs	r2, #8
 8002630:	e000      	b.n	8002634 <ETH_SetMACConfig+0x108>
 8002632:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002634:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 800263c:	2a01      	cmp	r2, #1
 800263e:	d101      	bne.n	8002644 <ETH_SetMACConfig+0x118>
 8002640:	2204      	movs	r2, #4
 8002642:	e000      	b.n	8002646 <ETH_SetMACConfig+0x11a>
 8002644:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002646:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800264e:	2a01      	cmp	r2, #1
 8002650:	d101      	bne.n	8002656 <ETH_SetMACConfig+0x12a>
 8002652:	2202      	movs	r2, #2
 8002654:	e000      	b.n	8002658 <ETH_SetMACConfig+0x12c>
 8002656:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002658:	4313      	orrs	r3, r2
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68fa      	ldr	r2, [r7, #12]
 8002666:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002670:	2001      	movs	r0, #1
 8002672:	f7ff fda9 	bl	80021c8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	619a      	str	r2, [r3, #24]
}
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	ff20810f 	.word	0xff20810f

0800268c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	4b3d      	ldr	r3, [pc, #244]	; (800279c <ETH_SetDMAConfig+0x110>)
 80026a6:	4013      	ands	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	7b1b      	ldrb	r3, [r3, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d102      	bne.n	80026b8 <ETH_SetDMAConfig+0x2c>
 80026b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80026b6:	e000      	b.n	80026ba <ETH_SetDMAConfig+0x2e>
 80026b8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	7b5b      	ldrb	r3, [r3, #13]
 80026be:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80026c0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	7f52      	ldrb	r2, [r2, #29]
 80026c6:	2a00      	cmp	r2, #0
 80026c8:	d102      	bne.n	80026d0 <ETH_SetDMAConfig+0x44>
 80026ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80026ce:	e000      	b.n	80026d2 <ETH_SetDMAConfig+0x46>
 80026d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80026d2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	7b9b      	ldrb	r3, [r3, #14]
 80026d8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80026da:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80026e0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	7f1b      	ldrb	r3, [r3, #28]
 80026e6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80026e8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	7f9b      	ldrb	r3, [r3, #30]
 80026ee:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80026f0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80026f6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026fe:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002700:	4313      	orrs	r3, r2
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002710:	461a      	mov	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002722:	2001      	movs	r0, #1
 8002724:	f7ff fd50 	bl	80021c8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002730:	461a      	mov	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	791b      	ldrb	r3, [r3, #4]
 800273a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002740:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002746:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800274c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002754:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002756:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800275e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002764:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800276e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002772:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002780:	2001      	movs	r0, #1
 8002782:	f7ff fd21 	bl	80021c8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800278e:	461a      	mov	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6013      	str	r3, [r2, #0]
}
 8002794:	bf00      	nop
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	f8de3f23 	.word	0xf8de3f23

080027a0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b0a6      	sub	sp, #152	; 0x98
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80027a8:	2301      	movs	r3, #1
 80027aa:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80027ae:	2301      	movs	r3, #1
 80027b0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80027b4:	2300      	movs	r3, #0
 80027b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80027be:	2301      	movs	r3, #1
 80027c0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80027d0:	2300      	movs	r3, #0
 80027d2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80027dc:	2300      	movs	r3, #0
 80027de:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80027f0:	2300      	movs	r3, #0
 80027f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80027f6:	2300      	movs	r3, #0
 80027f8:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80027fc:	2300      	movs	r3, #0
 80027fe:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002802:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002806:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002808:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800280c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800280e:	2300      	movs	r3, #0
 8002810:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002814:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002818:	4619      	mov	r1, r3
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff fe86 	bl	800252c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002820:	2301      	movs	r3, #1
 8002822:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002824:	2301      	movs	r3, #1
 8002826:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002828:	2301      	movs	r3, #1
 800282a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800282e:	2301      	movs	r3, #1
 8002830:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002836:	2300      	movs	r3, #0
 8002838:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800283c:	2300      	movs	r3, #0
 800283e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002842:	2300      	movs	r3, #0
 8002844:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002846:	2301      	movs	r3, #1
 8002848:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800284c:	2301      	movs	r3, #1
 800284e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002854:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002856:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800285a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800285c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002860:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002862:	2301      	movs	r3, #1
 8002864:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002868:	2300      	movs	r3, #0
 800286a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800286c:	2300      	movs	r3, #0
 800286e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002870:	f107 0308 	add.w	r3, r7, #8
 8002874:	4619      	mov	r1, r3
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff08 	bl	800268c <ETH_SetDMAConfig>
}
 800287c:	bf00      	nop
 800287e:	3798      	adds	r7, #152	; 0x98
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3305      	adds	r3, #5
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	3204      	adds	r2, #4
 800289c:	7812      	ldrb	r2, [r2, #0]
 800289e:	4313      	orrs	r3, r2
 80028a0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <ETH_MACAddressConfig+0x68>)
 80028a6:	4413      	add	r3, r2
 80028a8:	461a      	mov	r2, r3
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3303      	adds	r3, #3
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	061a      	lsls	r2, r3, #24
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	3302      	adds	r3, #2
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	041b      	lsls	r3, r3, #16
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	3301      	adds	r3, #1
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	4313      	orrs	r3, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	7812      	ldrb	r2, [r2, #0]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <ETH_MACAddressConfig+0x6c>)
 80028d6:	4413      	add	r3, r2
 80028d8:	461a      	mov	r2, r3
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	6013      	str	r3, [r2, #0]
}
 80028de:	bf00      	nop
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40028040 	.word	0x40028040
 80028f0:	40028044 	.word	0x40028044

080028f4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80028fc:	2300      	movs	r3, #0
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	e03e      	b.n	8002980 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68d9      	ldr	r1, [r3, #12]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4613      	mov	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	440b      	add	r3, r1
 8002912:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2200      	movs	r2, #0
 800291e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	2200      	movs	r2, #0
 800292a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800292c:	68b9      	ldr	r1, [r7, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	3206      	adds	r2, #6
 8002934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b02      	cmp	r3, #2
 8002948:	d80c      	bhi.n	8002964 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	68d9      	ldr	r1, [r3, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	440b      	add	r3, r1
 800295c:	461a      	mov	r2, r3
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	e004      	b.n	800296e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	461a      	mov	r2, r3
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	3301      	adds	r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b03      	cmp	r3, #3
 8002984:	d9bd      	bls.n	8002902 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002998:	611a      	str	r2, [r3, #16]
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	e046      	b.n	8002a42 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6919      	ldr	r1, [r3, #16]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	440b      	add	r3, r1
 80029c4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2200      	movs	r2, #0
 80029d0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2200      	movs	r2, #0
 80029e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80029f0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80029f8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002a06:	68b9      	ldr	r1, [r7, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	3212      	adds	r2, #18
 8002a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d80c      	bhi.n	8002a32 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6919      	ldr	r1, [r3, #16]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1c5a      	adds	r2, r3, #1
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	440b      	add	r3, r1
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	60da      	str	r2, [r3, #12]
 8002a30:	e004      	b.n	8002a3c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	461a      	mov	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d9b5      	bls.n	80029b4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691a      	ldr	r2, [r3, #16]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a72:	60da      	str	r2, [r3, #12]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b089      	sub	sp, #36	; 0x24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	e175      	b.n	8002d8c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	f040 8164 	bne.w	8002d86 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d005      	beq.n	8002ad6 <HAL_GPIO_Init+0x56>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d130      	bne.n	8002b38 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 0201 	and.w	r2, r3, #1
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d017      	beq.n	8002b74 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d123      	bne.n	8002bc8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	08da      	lsrs	r2, r3, #3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3208      	adds	r2, #8
 8002b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	220f      	movs	r2, #15
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	08da      	lsrs	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3208      	adds	r2, #8
 8002bc2:	69b9      	ldr	r1, [r7, #24]
 8002bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0203 	and.w	r2, r3, #3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 80be 	beq.w	8002d86 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	4b66      	ldr	r3, [pc, #408]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0e:	4a65      	ldr	r2, [pc, #404]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c14:	6453      	str	r3, [r2, #68]	; 0x44
 8002c16:	4b63      	ldr	r3, [pc, #396]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c22:	4a61      	ldr	r2, [pc, #388]	; (8002da8 <HAL_GPIO_Init+0x328>)
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	3302      	adds	r3, #2
 8002c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	220f      	movs	r2, #15
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4013      	ands	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a58      	ldr	r2, [pc, #352]	; (8002dac <HAL_GPIO_Init+0x32c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d037      	beq.n	8002cbe <HAL_GPIO_Init+0x23e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a57      	ldr	r2, [pc, #348]	; (8002db0 <HAL_GPIO_Init+0x330>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d031      	beq.n	8002cba <HAL_GPIO_Init+0x23a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a56      	ldr	r2, [pc, #344]	; (8002db4 <HAL_GPIO_Init+0x334>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d02b      	beq.n	8002cb6 <HAL_GPIO_Init+0x236>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a55      	ldr	r2, [pc, #340]	; (8002db8 <HAL_GPIO_Init+0x338>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d025      	beq.n	8002cb2 <HAL_GPIO_Init+0x232>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a54      	ldr	r2, [pc, #336]	; (8002dbc <HAL_GPIO_Init+0x33c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d01f      	beq.n	8002cae <HAL_GPIO_Init+0x22e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a53      	ldr	r2, [pc, #332]	; (8002dc0 <HAL_GPIO_Init+0x340>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d019      	beq.n	8002caa <HAL_GPIO_Init+0x22a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a52      	ldr	r2, [pc, #328]	; (8002dc4 <HAL_GPIO_Init+0x344>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d013      	beq.n	8002ca6 <HAL_GPIO_Init+0x226>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a51      	ldr	r2, [pc, #324]	; (8002dc8 <HAL_GPIO_Init+0x348>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d00d      	beq.n	8002ca2 <HAL_GPIO_Init+0x222>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a50      	ldr	r2, [pc, #320]	; (8002dcc <HAL_GPIO_Init+0x34c>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d007      	beq.n	8002c9e <HAL_GPIO_Init+0x21e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a4f      	ldr	r2, [pc, #316]	; (8002dd0 <HAL_GPIO_Init+0x350>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_GPIO_Init+0x21a>
 8002c96:	2309      	movs	r3, #9
 8002c98:	e012      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002c9a:	230a      	movs	r3, #10
 8002c9c:	e010      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002c9e:	2308      	movs	r3, #8
 8002ca0:	e00e      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002ca2:	2307      	movs	r3, #7
 8002ca4:	e00c      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002ca6:	2306      	movs	r3, #6
 8002ca8:	e00a      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002caa:	2305      	movs	r3, #5
 8002cac:	e008      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cae:	2304      	movs	r3, #4
 8002cb0:	e006      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e004      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e002      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	f002 0203 	and.w	r2, r2, #3
 8002cc6:	0092      	lsls	r2, r2, #2
 8002cc8:	4093      	lsls	r3, r2
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002cd0:	4935      	ldr	r1, [pc, #212]	; (8002da8 <HAL_GPIO_Init+0x328>)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	089b      	lsrs	r3, r3, #2
 8002cd6:	3302      	adds	r3, #2
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cde:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4013      	ands	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d02:	4a34      	ldr	r2, [pc, #208]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d08:	4b32      	ldr	r3, [pc, #200]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d2c:	4a29      	ldr	r2, [pc, #164]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d32:	4b28      	ldr	r3, [pc, #160]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d56:	4a1f      	ldr	r2, [pc, #124]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d80:	4a14      	ldr	r2, [pc, #80]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	61fb      	str	r3, [r7, #28]
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	f67f ae86 	bls.w	8002aa0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3724      	adds	r7, #36	; 0x24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40023800 	.word	0x40023800
 8002da8:	40013800 	.word	0x40013800
 8002dac:	40020000 	.word	0x40020000
 8002db0:	40020400 	.word	0x40020400
 8002db4:	40020800 	.word	0x40020800
 8002db8:	40020c00 	.word	0x40020c00
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40021400 	.word	0x40021400
 8002dc4:	40021800 	.word	0x40021800
 8002dc8:	40021c00 	.word	0x40021c00
 8002dcc:	40022000 	.word	0x40022000
 8002dd0:	40022400 	.word	0x40022400
 8002dd4:	40013c00 	.word	0x40013c00

08002dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
 8002de4:	4613      	mov	r3, r2
 8002de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002de8:	787b      	ldrb	r3, [r7, #1]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002df4:	e003      	b.n	8002dfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002df6:	887b      	ldrh	r3, [r7, #2]
 8002df8:	041a      	lsls	r2, r3, #16
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	619a      	str	r2, [r3, #24]
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e0c:	b08f      	sub	sp, #60	; 0x3c
 8002e0e:	af0a      	add	r7, sp, #40	; 0x28
 8002e10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e116      	b.n	800304a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f009 fcd0 	bl	800c7dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2203      	movs	r2, #3
 8002e40:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d102      	bne.n	8002e56 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f003 f95d 	bl	800611a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	603b      	str	r3, [r7, #0]
 8002e66:	687e      	ldr	r6, [r7, #4]
 8002e68:	466d      	mov	r5, sp
 8002e6a:	f106 0410 	add.w	r4, r6, #16
 8002e6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e7a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e7e:	1d33      	adds	r3, r6, #4
 8002e80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e82:	6838      	ldr	r0, [r7, #0]
 8002e84:	f003 f83e 	bl	8005f04 <USB_CoreInit>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d005      	beq.n	8002e9a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2202      	movs	r2, #2
 8002e92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e0d7      	b.n	800304a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f003 f94b 	bl	800613c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	73fb      	strb	r3, [r7, #15]
 8002eaa:	e04a      	b.n	8002f42 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002eac:	7bfa      	ldrb	r2, [r7, #15]
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	333d      	adds	r3, #61	; 0x3d
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ec0:	7bfa      	ldrb	r2, [r7, #15]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	333c      	adds	r3, #60	; 0x3c
 8002ed0:	7bfa      	ldrb	r2, [r7, #15]
 8002ed2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ed4:	7bfa      	ldrb	r2, [r7, #15]
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	b298      	uxth	r0, r3
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	3344      	adds	r3, #68	; 0x44
 8002ee8:	4602      	mov	r2, r0
 8002eea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002eec:	7bfa      	ldrb	r2, [r7, #15]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	3340      	adds	r3, #64	; 0x40
 8002efc:	2200      	movs	r2, #0
 8002efe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f00:	7bfa      	ldrb	r2, [r7, #15]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	4413      	add	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	3348      	adds	r3, #72	; 0x48
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f14:	7bfa      	ldrb	r2, [r7, #15]
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	334c      	adds	r3, #76	; 0x4c
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f28:	7bfa      	ldrb	r2, [r7, #15]
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	3354      	adds	r3, #84	; 0x54
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	73fb      	strb	r3, [r7, #15]
 8002f42:	7bfa      	ldrb	r2, [r7, #15]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d3af      	bcc.n	8002eac <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	73fb      	strb	r3, [r7, #15]
 8002f50:	e044      	b.n	8002fdc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f68:	7bfa      	ldrb	r2, [r7, #15]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002f7a:	7bfa      	ldrb	r2, [r7, #15]
 8002f7c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f7e:	7bfa      	ldrb	r2, [r7, #15]
 8002f80:	6879      	ldr	r1, [r7, #4]
 8002f82:	4613      	mov	r3, r2
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002f90:	2200      	movs	r2, #0
 8002f92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f94:	7bfa      	ldrb	r2, [r7, #15]
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002faa:	7bfa      	ldrb	r2, [r7, #15]
 8002fac:	6879      	ldr	r1, [r7, #4]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fc0:	7bfa      	ldrb	r2, [r7, #15]
 8002fc2:	6879      	ldr	r1, [r7, #4]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	73fb      	strb	r3, [r7, #15]
 8002fdc:	7bfa      	ldrb	r2, [r7, #15]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d3b5      	bcc.n	8002f52 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	603b      	str	r3, [r7, #0]
 8002fec:	687e      	ldr	r6, [r7, #4]
 8002fee:	466d      	mov	r5, sp
 8002ff0:	f106 0410 	add.w	r4, r6, #16
 8002ff4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ff6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ffc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003000:	e885 0003 	stmia.w	r5, {r0, r1}
 8003004:	1d33      	adds	r3, r6, #4
 8003006:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003008:	6838      	ldr	r0, [r7, #0]
 800300a:	f003 f8e3 	bl	80061d4 <USB_DevInit>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e014      	b.n	800304a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	2b01      	cmp	r3, #1
 8003036:	d102      	bne.n	800303e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f001 f97b 	bl	8004334 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f004 fa31 	bl	80074aa <USB_DevDisconnect>

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003052 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b082      	sub	sp, #8
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_PCD_Start+0x16>
 8003064:	2302      	movs	r3, #2
 8003066:	e012      	b.n	800308e <HAL_PCD_Start+0x3c>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f003 f83f 	bl	80060f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f004 f9f2 	bl	8007468 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003096:	b590      	push	{r4, r7, lr}
 8003098:	b08d      	sub	sp, #52	; 0x34
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f004 fab0 	bl	8007612 <USB_GetMode>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 84b7 	bne.w	8003a28 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f004 fa14 	bl	80074ec <USB_ReadInterrupts>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 84ad 	beq.w	8003a26 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	0a1b      	lsrs	r3, r3, #8
 80030d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f004 fa01 	bl	80074ec <USB_ReadInterrupts>
 80030ea:	4603      	mov	r3, r0
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d107      	bne.n	8003104 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f002 0202 	and.w	r2, r2, #2
 8003102:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f004 f9ef 	bl	80074ec <USB_ReadInterrupts>
 800310e:	4603      	mov	r3, r0
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	2b10      	cmp	r3, #16
 8003116:	d161      	bne.n	80031dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699a      	ldr	r2, [r3, #24]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0210 	bic.w	r2, r2, #16
 8003126:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	f003 020f 	and.w	r2, r3, #15
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4413      	add	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	4413      	add	r3, r2
 8003144:	3304      	adds	r3, #4
 8003146:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	0c5b      	lsrs	r3, r3, #17
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	2b02      	cmp	r3, #2
 8003152:	d124      	bne.n	800319e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800315a:	4013      	ands	r3, r2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d035      	beq.n	80031cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800316a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800316e:	b29b      	uxth	r3, r3
 8003170:	461a      	mov	r2, r3
 8003172:	6a38      	ldr	r0, [r7, #32]
 8003174:	f004 f826 	bl	80071c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	691a      	ldr	r2, [r3, #16]
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	091b      	lsrs	r3, r3, #4
 8003180:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003184:	441a      	add	r2, r3
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	6a1a      	ldr	r2, [r3, #32]
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003196:	441a      	add	r2, r3
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	621a      	str	r2, [r3, #32]
 800319c:	e016      	b.n	80031cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	0c5b      	lsrs	r3, r3, #17
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	2b06      	cmp	r3, #6
 80031a8:	d110      	bne.n	80031cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80031b0:	2208      	movs	r2, #8
 80031b2:	4619      	mov	r1, r3
 80031b4:	6a38      	ldr	r0, [r7, #32]
 80031b6:	f004 f805 	bl	80071c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	6a1a      	ldr	r2, [r3, #32]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	091b      	lsrs	r3, r3, #4
 80031c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031c6:	441a      	add	r2, r3
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699a      	ldr	r2, [r3, #24]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0210 	orr.w	r2, r2, #16
 80031da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f004 f983 	bl	80074ec <USB_ReadInterrupts>
 80031e6:	4603      	mov	r3, r0
 80031e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031f0:	f040 80a7 	bne.w	8003342 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f004 f988 	bl	8007512 <USB_ReadDevAllOutEpInterrupt>
 8003202:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003204:	e099      	b.n	800333a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 808e 	beq.w	800332e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003218:	b2d2      	uxtb	r2, r2
 800321a:	4611      	mov	r1, r2
 800321c:	4618      	mov	r0, r3
 800321e:	f004 f9ac 	bl	800757a <USB_ReadDevOutEPInterrupt>
 8003222:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00c      	beq.n	8003248 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800322e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003230:	015a      	lsls	r2, r3, #5
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	4413      	add	r3, r2
 8003236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800323a:	461a      	mov	r2, r3
 800323c:	2301      	movs	r3, #1
 800323e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003240:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 fef0 	bl	8004028 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f003 0308 	and.w	r3, r3, #8
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	015a      	lsls	r2, r3, #5
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	4413      	add	r3, r2
 800325a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800325e:	461a      	mov	r2, r3
 8003260:	2308      	movs	r3, #8
 8003262:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003264:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 ffc6 	bl	80041f8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	f003 0310 	and.w	r3, r3, #16
 8003272:	2b00      	cmp	r3, #0
 8003274:	d008      	beq.n	8003288 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	015a      	lsls	r2, r3, #5
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	4413      	add	r3, r2
 800327e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003282:	461a      	mov	r2, r3
 8003284:	2310      	movs	r3, #16
 8003286:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d030      	beq.n	80032f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329a:	2b80      	cmp	r3, #128	; 0x80
 800329c:	d109      	bne.n	80032b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80032b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b4:	4613      	mov	r3, r2
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	4413      	add	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	4413      	add	r3, r2
 80032c4:	3304      	adds	r3, #4
 80032c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	78db      	ldrb	r3, [r3, #3]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d108      	bne.n	80032e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2200      	movs	r2, #0
 80032d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	4619      	mov	r1, r3
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f009 fbb1 	bl	800ca44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	015a      	lsls	r2, r3, #5
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	4413      	add	r3, r2
 80032ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032ee:	461a      	mov	r2, r3
 80032f0:	2302      	movs	r3, #2
 80032f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d008      	beq.n	8003310 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	015a      	lsls	r2, r3, #5
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	4413      	add	r3, r2
 8003306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800330a:	461a      	mov	r2, r3
 800330c:	2320      	movs	r3, #32
 800330e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d009      	beq.n	800332e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800331a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331c:	015a      	lsls	r2, r3, #5
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	4413      	add	r3, r2
 8003322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003326:	461a      	mov	r2, r3
 8003328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800332c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	3301      	adds	r3, #1
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003336:	085b      	lsrs	r3, r3, #1
 8003338:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800333a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333c:	2b00      	cmp	r3, #0
 800333e:	f47f af62 	bne.w	8003206 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f004 f8d0 	bl	80074ec <USB_ReadInterrupts>
 800334c:	4603      	mov	r3, r0
 800334e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003352:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003356:	f040 80db 	bne.w	8003510 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f004 f8f1 	bl	8007546 <USB_ReadDevAllInEpInterrupt>
 8003364:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800336a:	e0cd      	b.n	8003508 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800336c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 80c2 	beq.w	80034fc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	4611      	mov	r1, r2
 8003382:	4618      	mov	r0, r3
 8003384:	f004 f917 	bl	80075b6 <USB_ReadDevInEPInterrupt>
 8003388:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d057      	beq.n	8003444 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	2201      	movs	r2, #1
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69f9      	ldr	r1, [r7, #28]
 80033b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80033b4:	4013      	ands	r3, r2
 80033b6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ba:	015a      	lsls	r2, r3, #5
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	4413      	add	r3, r2
 80033c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033c4:	461a      	mov	r2, r3
 80033c6:	2301      	movs	r3, #1
 80033c8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d132      	bne.n	8003438 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033d6:	4613      	mov	r3, r2
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	4413      	add	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	440b      	add	r3, r1
 80033e0:	334c      	adds	r3, #76	; 0x4c
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e8:	4613      	mov	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4403      	add	r3, r0
 80033f2:	3348      	adds	r3, #72	; 0x48
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4419      	add	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033fc:	4613      	mov	r3, r2
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	4413      	add	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4403      	add	r3, r0
 8003406:	334c      	adds	r3, #76	; 0x4c
 8003408:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800340a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340c:	2b00      	cmp	r3, #0
 800340e:	d113      	bne.n	8003438 <HAL_PCD_IRQHandler+0x3a2>
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003414:	4613      	mov	r3, r2
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	3354      	adds	r3, #84	; 0x54
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d108      	bne.n	8003438 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003430:	461a      	mov	r2, r3
 8003432:	2101      	movs	r1, #1
 8003434:	f004 f920 	bl	8007678 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	b2db      	uxtb	r3, r3
 800343c:	4619      	mov	r1, r3
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f009 fa7b 	bl	800c93a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	4413      	add	r3, r2
 8003456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800345a:	461a      	mov	r2, r3
 800345c:	2308      	movs	r3, #8
 800345e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b00      	cmp	r3, #0
 8003468:	d008      	beq.n	800347c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346c:	015a      	lsls	r2, r3, #5
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	4413      	add	r3, r2
 8003472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003476:	461a      	mov	r2, r3
 8003478:	2310      	movs	r3, #16
 800347a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003482:	2b00      	cmp	r3, #0
 8003484:	d008      	beq.n	8003498 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003488:	015a      	lsls	r2, r3, #5
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	4413      	add	r3, r2
 800348e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003492:	461a      	mov	r2, r3
 8003494:	2340      	movs	r3, #64	; 0x40
 8003496:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d023      	beq.n	80034ea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80034a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034a4:	6a38      	ldr	r0, [r7, #32]
 80034a6:	f002 fff3 	bl	8006490 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80034aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ac:	4613      	mov	r3, r2
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	3338      	adds	r3, #56	; 0x38
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	4413      	add	r3, r2
 80034ba:	3304      	adds	r3, #4
 80034bc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	78db      	ldrb	r3, [r3, #3]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d108      	bne.n	80034d8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	2200      	movs	r2, #0
 80034ca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	4619      	mov	r1, r3
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f009 fac8 	bl	800ca68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034e4:	461a      	mov	r2, r3
 80034e6:	2302      	movs	r3, #2
 80034e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80034f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fd08 	bl	8003f0c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	3301      	adds	r3, #1
 8003500:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003504:	085b      	lsrs	r3, r3, #1
 8003506:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800350a:	2b00      	cmp	r3, #0
 800350c:	f47f af2e 	bne.w	800336c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4618      	mov	r0, r3
 8003516:	f003 ffe9 	bl	80074ec <USB_ReadInterrupts>
 800351a:	4603      	mov	r3, r0
 800351c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003520:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003524:	d122      	bne.n	800356c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	69fa      	ldr	r2, [r7, #28]
 8003530:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003540:	2b01      	cmp	r3, #1
 8003542:	d108      	bne.n	8003556 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800354c:	2100      	movs	r1, #0
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f009 fc42 	bl	800cdd8 <HAL_PCDEx_LPM_Callback>
 8003554:	e002      	b.n	800355c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f009 fa66 	bl	800ca28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800356a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f003 ffbb 	bl	80074ec <USB_ReadInterrupts>
 8003576:	4603      	mov	r3, r0
 8003578:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800357c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003580:	d112      	bne.n	80035a8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b01      	cmp	r3, #1
 8003590:	d102      	bne.n	8003598 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f009 fa22 	bl	800c9dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695a      	ldr	r2, [r3, #20]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80035a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f003 ff9d 	bl	80074ec <USB_ReadInterrupts>
 80035b2:	4603      	mov	r3, r0
 80035b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035bc:	d121      	bne.n	8003602 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695a      	ldr	r2, [r3, #20]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80035cc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d111      	bne.n	80035fc <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e6:	089b      	lsrs	r3, r3, #2
 80035e8:	f003 020f 	and.w	r2, r3, #15
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80035f2:	2101      	movs	r1, #1
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f009 fbef 	bl	800cdd8 <HAL_PCDEx_LPM_Callback>
 80035fa:	e002      	b.n	8003602 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f009 f9ed 	bl	800c9dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f003 ff70 	bl	80074ec <USB_ReadInterrupts>
 800360c:	4603      	mov	r3, r0
 800360e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003616:	f040 80b7 	bne.w	8003788 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	69fa      	ldr	r2, [r7, #28]
 8003624:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003628:	f023 0301 	bic.w	r3, r3, #1
 800362c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2110      	movs	r1, #16
 8003634:	4618      	mov	r0, r3
 8003636:	f002 ff2b 	bl	8006490 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800363a:	2300      	movs	r3, #0
 800363c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800363e:	e046      	b.n	80036ce <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003642:	015a      	lsls	r2, r3, #5
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	4413      	add	r3, r2
 8003648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800364c:	461a      	mov	r2, r3
 800364e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003652:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003656:	015a      	lsls	r2, r3, #5
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	4413      	add	r3, r2
 800365c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003664:	0151      	lsls	r1, r2, #5
 8003666:	69fa      	ldr	r2, [r7, #28]
 8003668:	440a      	add	r2, r1
 800366a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800366e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003672:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4413      	add	r3, r2
 800367c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003680:	461a      	mov	r2, r3
 8003682:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003686:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368a:	015a      	lsls	r2, r3, #5
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	4413      	add	r3, r2
 8003690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003698:	0151      	lsls	r1, r2, #5
 800369a:	69fa      	ldr	r2, [r7, #28]
 800369c:	440a      	add	r2, r1
 800369e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80036a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80036a6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80036a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036aa:	015a      	lsls	r2, r3, #5
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	4413      	add	r3, r2
 80036b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036b8:	0151      	lsls	r1, r2, #5
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	440a      	add	r2, r1
 80036be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80036c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80036c6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ca:	3301      	adds	r3, #1
 80036cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d3b3      	bcc.n	8003640 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80036e6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80036ea:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d016      	beq.n	8003722 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036fe:	69fa      	ldr	r2, [r7, #28]
 8003700:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003704:	f043 030b 	orr.w	r3, r3, #11
 8003708:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800371a:	f043 030b 	orr.w	r3, r3, #11
 800371e:	6453      	str	r3, [r2, #68]	; 0x44
 8003720:	e015      	b.n	800374e <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003728:	695a      	ldr	r2, [r3, #20]
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003730:	4619      	mov	r1, r3
 8003732:	f242 032b 	movw	r3, #8235	; 0x202b
 8003736:	4313      	orrs	r3, r2
 8003738:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003748:	f043 030b 	orr.w	r3, r3, #11
 800374c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69fa      	ldr	r2, [r7, #28]
 8003758:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800375c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003760:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6818      	ldr	r0, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003772:	461a      	mov	r2, r3
 8003774:	f003 ff80 	bl	8007678 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003786:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f003 fead 	bl	80074ec <USB_ReadInterrupts>
 8003792:	4603      	mov	r3, r0
 8003794:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800379c:	d124      	bne.n	80037e8 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f003 ff44 	bl	8007630 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f002 feec 	bl	800658a <USB_GetDevSpeed>
 80037b2:	4603      	mov	r3, r0
 80037b4:	461a      	mov	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681c      	ldr	r4, [r3, #0]
 80037be:	f001 fadd 	bl	8004d7c <HAL_RCC_GetHCLKFreq>
 80037c2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	4620      	mov	r0, r4
 80037ce:	f002 fbf1 	bl	8005fb4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f009 f8d9 	bl	800c98a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	695a      	ldr	r2, [r3, #20]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80037e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f003 fe7d 	bl	80074ec <USB_ReadInterrupts>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d10a      	bne.n	8003812 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f009 f8b6 	bl	800c96e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	695a      	ldr	r2, [r3, #20]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f002 0208 	and.w	r2, r2, #8
 8003810:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f003 fe68 	bl	80074ec <USB_ReadInterrupts>
 800381c:	4603      	mov	r3, r0
 800381e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003822:	2b80      	cmp	r3, #128	; 0x80
 8003824:	d122      	bne.n	800386c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003832:	2301      	movs	r3, #1
 8003834:	627b      	str	r3, [r7, #36]	; 0x24
 8003836:	e014      	b.n	8003862 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800383c:	4613      	mov	r3, r2
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d105      	bne.n	800385c <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	b2db      	uxtb	r3, r3
 8003854:	4619      	mov	r1, r3
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fb27 	bl	8003eaa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	3301      	adds	r3, #1
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003868:	429a      	cmp	r2, r3
 800386a:	d3e5      	bcc.n	8003838 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f003 fe3b 	bl	80074ec <USB_ReadInterrupts>
 8003876:	4603      	mov	r3, r0
 8003878:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800387c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003880:	d13b      	bne.n	80038fa <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003882:	2301      	movs	r3, #1
 8003884:	627b      	str	r3, [r7, #36]	; 0x24
 8003886:	e02b      	b.n	80038e0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	4413      	add	r3, r2
 8003890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	3340      	adds	r3, #64	; 0x40
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d115      	bne.n	80038da <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80038ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	da12      	bge.n	80038da <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038b8:	4613      	mov	r3, r2
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	4413      	add	r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	440b      	add	r3, r1
 80038c2:	333f      	adds	r3, #63	; 0x3f
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80038c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fae8 	bl	8003eaa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	3301      	adds	r3, #1
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d3ce      	bcc.n	8003888 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80038f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f003 fdf4 	bl	80074ec <USB_ReadInterrupts>
 8003904:	4603      	mov	r3, r0
 8003906:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800390a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800390e:	d155      	bne.n	80039bc <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003910:	2301      	movs	r3, #1
 8003912:	627b      	str	r3, [r7, #36]	; 0x24
 8003914:	e045      	b.n	80039a2 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	4413      	add	r3, r2
 800391e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800392a:	4613      	mov	r3, r2
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4413      	add	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	440b      	add	r3, r1
 8003934:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d12e      	bne.n	800399c <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800393e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003940:	2b00      	cmp	r3, #0
 8003942:	da2b      	bge.n	800399c <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003950:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003954:	429a      	cmp	r2, r3
 8003956:	d121      	bne.n	800399c <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800395c:	4613      	mov	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800396a:	2201      	movs	r2, #1
 800396c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800396e:	6a3b      	ldr	r3, [r7, #32]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10a      	bne.n	800399c <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003994:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003998:	6053      	str	r3, [r2, #4]
            break;
 800399a:	e007      	b.n	80039ac <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800399c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399e:	3301      	adds	r3, #1
 80039a0:	627b      	str	r3, [r7, #36]	; 0x24
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d3b4      	bcc.n	8003916 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695a      	ldr	r2, [r3, #20]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80039ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f003 fd93 	bl	80074ec <USB_ReadInterrupts>
 80039c6:	4603      	mov	r3, r0
 80039c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80039cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d0:	d10a      	bne.n	80039e8 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f009 f85a 	bl	800ca8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695a      	ldr	r2, [r3, #20]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80039e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f003 fd7d 	bl	80074ec <USB_ReadInterrupts>
 80039f2:	4603      	mov	r3, r0
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b04      	cmp	r3, #4
 80039fa:	d115      	bne.n	8003a28 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f009 f84a 	bl	800caa8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6859      	ldr	r1, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	e000      	b.n	8003a28 <HAL_PCD_IRQHandler+0x992>
      return;
 8003a26:	bf00      	nop
    }
  }
}
 8003a28:	3734      	adds	r7, #52	; 0x34
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd90      	pop	{r4, r7, pc}

08003a2e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b082      	sub	sp, #8
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
 8003a36:	460b      	mov	r3, r1
 8003a38:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_PCD_SetAddress+0x1a>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e013      	b.n	8003a70 <HAL_PCD_SetAddress+0x42>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	78fa      	ldrb	r2, [r7, #3]
 8003a5e:	4611      	mov	r1, r2
 8003a60:	4618      	mov	r0, r3
 8003a62:	f003 fcdb 	bl	800741c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	4608      	mov	r0, r1
 8003a82:	4611      	mov	r1, r2
 8003a84:	461a      	mov	r2, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	70fb      	strb	r3, [r7, #3]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	803b      	strh	r3, [r7, #0]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003a92:	2300      	movs	r3, #0
 8003a94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	da0f      	bge.n	8003abe <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a9e:	78fb      	ldrb	r3, [r7, #3]
 8003aa0:	f003 020f 	and.w	r2, r3, #15
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4413      	add	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	3338      	adds	r3, #56	; 0x38
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	3304      	adds	r3, #4
 8003ab4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	705a      	strb	r2, [r3, #1]
 8003abc:	e00f      	b.n	8003ade <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003abe:	78fb      	ldrb	r3, [r7, #3]
 8003ac0:	f003 020f 	and.w	r2, r3, #15
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4413      	add	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003ade:	78fb      	ldrb	r3, [r7, #3]
 8003ae0:	f003 030f 	and.w	r3, r3, #15
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003aea:	883a      	ldrh	r2, [r7, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	78ba      	ldrb	r2, [r7, #2]
 8003af4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	785b      	ldrb	r3, [r3, #1]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d004      	beq.n	8003b08 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003b08:	78bb      	ldrb	r3, [r7, #2]
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d102      	bne.n	8003b14 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <HAL_PCD_EP_Open+0xaa>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e00e      	b.n	8003b40 <HAL_PCD_EP_Open+0xc8>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68f9      	ldr	r1, [r7, #12]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f002 fd4f 	bl	80065d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003b3e:	7afb      	ldrb	r3, [r7, #11]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	460b      	mov	r3, r1
 8003b52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	da0f      	bge.n	8003b7c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	f003 020f 	and.w	r2, r3, #15
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	3338      	adds	r3, #56	; 0x38
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4413      	add	r3, r2
 8003b70:	3304      	adds	r3, #4
 8003b72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2201      	movs	r2, #1
 8003b78:	705a      	strb	r2, [r3, #1]
 8003b7a:	e00f      	b.n	8003b9c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b7c:	78fb      	ldrb	r3, [r7, #3]
 8003b7e:	f003 020f 	and.w	r2, r3, #15
 8003b82:	4613      	mov	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	3304      	adds	r3, #4
 8003b94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_PCD_EP_Close+0x6e>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e00e      	b.n	8003bd4 <HAL_PCD_EP_Close+0x8c>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68f9      	ldr	r1, [r7, #12]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f002 fd8d 	bl	80066e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	460b      	mov	r3, r1
 8003bea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bec:	7afb      	ldrb	r3, [r7, #11]
 8003bee:	f003 020f 	and.w	r2, r3, #15
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	4413      	add	r3, r2
 8003c02:	3304      	adds	r3, #4
 8003c04:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2200      	movs	r2, #0
 8003c16:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c1e:	7afb      	ldrb	r3, [r7, #11]
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d102      	bne.n	8003c38 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c38:	7afb      	ldrb	r3, [r7, #11]
 8003c3a:	f003 030f 	and.w	r3, r3, #15
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d109      	bne.n	8003c56 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6818      	ldr	r0, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	6979      	ldr	r1, [r7, #20]
 8003c50:	f003 f874 	bl	8006d3c <USB_EP0StartXfer>
 8003c54:	e008      	b.n	8003c68 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6818      	ldr	r0, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	461a      	mov	r2, r3
 8003c62:	6979      	ldr	r1, [r7, #20]
 8003c64:	f002 fe1a 	bl	800689c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003c7e:	78fb      	ldrb	r3, [r7, #3]
 8003c80:	f003 020f 	and.w	r2, r3, #15
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003c94:	681b      	ldr	r3, [r3, #0]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	370c      	adds	r7, #12
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr

08003ca2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b086      	sub	sp, #24
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	60f8      	str	r0, [r7, #12]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cb2:	7afb      	ldrb	r3, [r7, #11]
 8003cb4:	f003 020f 	and.w	r2, r3, #15
 8003cb8:	4613      	mov	r3, r2
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	4413      	add	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	3338      	adds	r3, #56	; 0x38
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ce2:	7afb      	ldrb	r3, [r7, #11]
 8003ce4:	f003 030f 	and.w	r3, r3, #15
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d102      	bne.n	8003cfc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003cfc:	7afb      	ldrb	r3, [r7, #11]
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	461a      	mov	r2, r3
 8003d12:	6979      	ldr	r1, [r7, #20]
 8003d14:	f003 f812 	bl	8006d3c <USB_EP0StartXfer>
 8003d18:	e008      	b.n	8003d2c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6818      	ldr	r0, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	6979      	ldr	r1, [r7, #20]
 8003d28:	f002 fdb8 	bl	800689c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b084      	sub	sp, #16
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003d42:	78fb      	ldrb	r3, [r7, #3]
 8003d44:	f003 020f 	and.w	r2, r3, #15
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d901      	bls.n	8003d54 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e050      	b.n	8003df6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	da0f      	bge.n	8003d7c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d5c:	78fb      	ldrb	r3, [r7, #3]
 8003d5e:	f003 020f 	and.w	r2, r3, #15
 8003d62:	4613      	mov	r3, r2
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	4413      	add	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	3338      	adds	r3, #56	; 0x38
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	4413      	add	r3, r2
 8003d70:	3304      	adds	r3, #4
 8003d72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2201      	movs	r2, #1
 8003d78:	705a      	strb	r2, [r3, #1]
 8003d7a:	e00d      	b.n	8003d98 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	00db      	lsls	r3, r3, #3
 8003d82:	4413      	add	r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3304      	adds	r3, #4
 8003d90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d9e:	78fb      	ldrb	r3, [r7, #3]
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <HAL_PCD_EP_SetStall+0x82>
 8003db4:	2302      	movs	r3, #2
 8003db6:	e01e      	b.n	8003df6 <HAL_PCD_EP_SetStall+0xc0>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68f9      	ldr	r1, [r7, #12]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f003 fa54 	bl	8007274 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003dcc:	78fb      	ldrb	r3, [r7, #3]
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10a      	bne.n	8003dec <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	b2d9      	uxtb	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003de6:	461a      	mov	r2, r3
 8003de8:	f003 fc46 	bl	8007678 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	f003 020f 	and.w	r2, r3, #15
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d901      	bls.n	8003e1c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e042      	b.n	8003ea2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	da0f      	bge.n	8003e44 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e24:	78fb      	ldrb	r3, [r7, #3]
 8003e26:	f003 020f 	and.w	r2, r3, #15
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	3338      	adds	r3, #56	; 0x38
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	4413      	add	r3, r2
 8003e38:	3304      	adds	r3, #4
 8003e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	705a      	strb	r2, [r3, #1]
 8003e42:	e00f      	b.n	8003e64 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	f003 020f 	and.w	r2, r3, #15
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	4413      	add	r3, r2
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e6a:	78fb      	ldrb	r3, [r7, #3]
 8003e6c:	f003 030f 	and.w	r3, r3, #15
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <HAL_PCD_EP_ClrStall+0x86>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e00e      	b.n	8003ea2 <HAL_PCD_EP_ClrStall+0xa4>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68f9      	ldr	r1, [r7, #12]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f003 fa5c 	bl	8007350 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b084      	sub	sp, #16
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003eb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	da0c      	bge.n	8003ed8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ebe:	78fb      	ldrb	r3, [r7, #3]
 8003ec0:	f003 020f 	and.w	r2, r3, #15
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	4413      	add	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	3338      	adds	r3, #56	; 0x38
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	3304      	adds	r3, #4
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	e00c      	b.n	8003ef2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ed8:	78fb      	ldrb	r3, [r7, #3]
 8003eda:	f003 020f 	and.w	r2, r3, #15
 8003ede:	4613      	mov	r3, r2
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	4413      	add	r3, r2
 8003eee:	3304      	adds	r3, #4
 8003ef0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68f9      	ldr	r1, [r7, #12]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f003 f87b 	bl	8006ff4 <USB_EPStopXfer>
 8003efe:	4603      	mov	r3, r0
 8003f00:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003f02:	7afb      	ldrb	r3, [r7, #11]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	4613      	mov	r3, r2
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	4413      	add	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	3338      	adds	r3, #56	; 0x38
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	4413      	add	r3, r2
 8003f30:	3304      	adds	r3, #4
 8003f32:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a1a      	ldr	r2, [r3, #32]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d901      	bls.n	8003f44 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e06c      	b.n	800401e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	699a      	ldr	r2, [r3, #24]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d902      	bls.n	8003f60 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	3303      	adds	r3, #3
 8003f64:	089b      	lsrs	r3, r3, #2
 8003f66:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f68:	e02b      	b.n	8003fc2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d902      	bls.n	8003f86 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	3303      	adds	r3, #3
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6919      	ldr	r1, [r3, #16]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	6978      	ldr	r0, [r7, #20]
 8003fa6:	f003 f8cf 	bl	8007148 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	441a      	add	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a1a      	ldr	r2, [r3, #32]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	441a      	add	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	015a      	lsls	r2, r3, #5
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	4413      	add	r3, r2
 8003fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d809      	bhi.n	8003fec <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a1a      	ldr	r2, [r3, #32]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d203      	bcs.n	8003fec <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1be      	bne.n	8003f6a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	699a      	ldr	r2, [r3, #24]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d811      	bhi.n	800401c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	2201      	movs	r2, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800400c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	43db      	mvns	r3, r3
 8004012:	6939      	ldr	r1, [r7, #16]
 8004014:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004018:	4013      	ands	r3, r2
 800401a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3720      	adds	r7, #32
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	333c      	adds	r3, #60	; 0x3c
 8004040:	3304      	adds	r3, #4
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	015a      	lsls	r2, r3, #5
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	4413      	add	r3, r2
 800404e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d17b      	bne.n	8004156 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d015      	beq.n	8004094 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	4a61      	ldr	r2, [pc, #388]	; (80041f0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	f240 80b9 	bls.w	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80b3 	beq.w	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	015a      	lsls	r2, r3, #5
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	4413      	add	r3, r2
 8004086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800408a:	461a      	mov	r2, r3
 800408c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004090:	6093      	str	r3, [r2, #8]
 8004092:	e0a7      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b00      	cmp	r3, #0
 800409c:	d009      	beq.n	80040b2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	015a      	lsls	r2, r3, #5
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	4413      	add	r3, r2
 80040a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040aa:	461a      	mov	r2, r3
 80040ac:	2320      	movs	r3, #32
 80040ae:	6093      	str	r3, [r2, #8]
 80040b0:	e098      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f040 8093 	bne.w	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	4a4b      	ldr	r2, [pc, #300]	; (80041f0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d90f      	bls.n	80040e6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	015a      	lsls	r2, r3, #5
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040dc:	461a      	mov	r2, r3
 80040de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040e2:	6093      	str	r3, [r2, #8]
 80040e4:	e07e      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4413      	add	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	4413      	add	r3, r2
 80040f8:	3304      	adds	r3, #4
 80040fa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	69da      	ldr	r2, [r3, #28]
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	0159      	lsls	r1, r3, #5
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	440b      	add	r3, r1
 8004108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004112:	1ad2      	subs	r2, r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d114      	bne.n	8004148 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d109      	bne.n	800413a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004130:	461a      	mov	r2, r3
 8004132:	2101      	movs	r1, #1
 8004134:	f003 faa0 	bl	8007678 <USB_EP0_OutStart>
 8004138:	e006      	b.n	8004148 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	691a      	ldr	r2, [r3, #16]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	441a      	add	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	b2db      	uxtb	r3, r3
 800414c:	4619      	mov	r1, r3
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f008 fbd8 	bl	800c904 <HAL_PCD_DataOutStageCallback>
 8004154:	e046      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	4a26      	ldr	r2, [pc, #152]	; (80041f4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d124      	bne.n	80041a8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	015a      	lsls	r2, r3, #5
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004174:	461a      	mov	r2, r3
 8004176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800417a:	6093      	str	r3, [r2, #8]
 800417c:	e032      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	d008      	beq.n	800419a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	015a      	lsls	r2, r3, #5
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	4413      	add	r3, r2
 8004190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004194:	461a      	mov	r2, r3
 8004196:	2320      	movs	r3, #32
 8004198:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	4619      	mov	r1, r3
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f008 fbaf 	bl	800c904 <HAL_PCD_DataOutStageCallback>
 80041a6:	e01d      	b.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d114      	bne.n	80041d8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	4613      	mov	r3, r2
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d108      	bne.n	80041d8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6818      	ldr	r0, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80041d0:	461a      	mov	r2, r3
 80041d2:	2100      	movs	r1, #0
 80041d4:	f003 fa50 	bl	8007678 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	4619      	mov	r1, r3
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f008 fb90 	bl	800c904 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3720      	adds	r7, #32
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	4f54300a 	.word	0x4f54300a
 80041f4:	4f54310a 	.word	0x4f54310a

080041f8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	333c      	adds	r3, #60	; 0x3c
 8004210:	3304      	adds	r3, #4
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	015a      	lsls	r2, r3, #5
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	4413      	add	r3, r2
 800421e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	4a15      	ldr	r2, [pc, #84]	; (8004280 <PCD_EP_OutSetupPacket_int+0x88>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d90e      	bls.n	800424c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004234:	2b00      	cmp	r3, #0
 8004236:	d009      	beq.n	800424c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	015a      	lsls	r2, r3, #5
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	4413      	add	r3, r2
 8004240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004244:	461a      	mov	r2, r3
 8004246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800424a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f008 fb47 	bl	800c8e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	4a0a      	ldr	r2, [pc, #40]	; (8004280 <PCD_EP_OutSetupPacket_int+0x88>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d90c      	bls.n	8004274 <PCD_EP_OutSetupPacket_int+0x7c>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d108      	bne.n	8004274 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800426c:	461a      	mov	r2, r3
 800426e:	2101      	movs	r1, #1
 8004270:	f003 fa02 	bl	8007678 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3718      	adds	r7, #24
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	4f54300a 	.word	0x4f54300a

08004284 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	70fb      	strb	r3, [r7, #3]
 8004290:	4613      	mov	r3, r2
 8004292:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d107      	bne.n	80042b2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80042a2:	883b      	ldrh	r3, [r7, #0]
 80042a4:	0419      	lsls	r1, r3, #16
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	629a      	str	r2, [r3, #40]	; 0x28
 80042b0:	e028      	b.n	8004304 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b8:	0c1b      	lsrs	r3, r3, #16
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	4413      	add	r3, r2
 80042be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80042c0:	2300      	movs	r3, #0
 80042c2:	73fb      	strb	r3, [r7, #15]
 80042c4:	e00d      	b.n	80042e2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
 80042cc:	3340      	adds	r3, #64	; 0x40
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	0c1b      	lsrs	r3, r3, #16
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	4413      	add	r3, r2
 80042da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	3301      	adds	r3, #1
 80042e0:	73fb      	strb	r3, [r7, #15]
 80042e2:	7bfa      	ldrb	r2, [r7, #15]
 80042e4:	78fb      	ldrb	r3, [r7, #3]
 80042e6:	3b01      	subs	r3, #1
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d3ec      	bcc.n	80042c6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80042ec:	883b      	ldrh	r3, [r7, #0]
 80042ee:	0418      	lsls	r0, r3, #16
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	78fb      	ldrb	r3, [r7, #3]
 80042f6:	3b01      	subs	r3, #1
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	4302      	orrs	r2, r0
 80042fc:	3340      	adds	r3, #64	; 0x40
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	460b      	mov	r3, r1
 800431c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	887a      	ldrh	r2, [r7, #2]
 8004324:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2201      	movs	r2, #1
 8004346:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004362:	4b05      	ldr	r3, [pc, #20]	; (8004378 <HAL_PCDEx_ActivateLPM+0x44>)
 8004364:	4313      	orrs	r3, r2
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	10000003 	.word	0x10000003

0800437c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004380:	4b05      	ldr	r3, [pc, #20]	; (8004398 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a04      	ldr	r2, [pc, #16]	; (8004398 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438a:	6013      	str	r3, [r2, #0]
}
 800438c:	bf00      	nop
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40007000 	.word	0x40007000

0800439c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80043a6:	4b23      	ldr	r3, [pc, #140]	; (8004434 <HAL_PWREx_EnableOverDrive+0x98>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	4a22      	ldr	r2, [pc, #136]	; (8004434 <HAL_PWREx_EnableOverDrive+0x98>)
 80043ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043b0:	6413      	str	r3, [r2, #64]	; 0x40
 80043b2:	4b20      	ldr	r3, [pc, #128]	; (8004434 <HAL_PWREx_EnableOverDrive+0x98>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80043be:	4b1e      	ldr	r3, [pc, #120]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1d      	ldr	r2, [pc, #116]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043ca:	f7fd fef1 	bl	80021b0 <HAL_GetTick>
 80043ce:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043d0:	e009      	b.n	80043e6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043d2:	f7fd feed 	bl	80021b0 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043e0:	d901      	bls.n	80043e6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e022      	b.n	800442c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043e6:	4b14      	ldr	r3, [pc, #80]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f2:	d1ee      	bne.n	80043d2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043f4:	4b10      	ldr	r3, [pc, #64]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a0f      	ldr	r2, [pc, #60]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004400:	f7fd fed6 	bl	80021b0 <HAL_GetTick>
 8004404:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004406:	e009      	b.n	800441c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004408:	f7fd fed2 	bl	80021b0 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004416:	d901      	bls.n	800441c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e007      	b.n	800442c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800441c:	4b06      	ldr	r3, [pc, #24]	; (8004438 <HAL_PWREx_EnableOverDrive+0x9c>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004424:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004428:	d1ee      	bne.n	8004408 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	40023800 	.word	0x40023800
 8004438:	40007000 	.word	0x40007000

0800443c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004444:	2300      	movs	r3, #0
 8004446:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e29b      	b.n	800498a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 8087 	beq.w	800456e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004460:	4b96      	ldr	r3, [pc, #600]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b04      	cmp	r3, #4
 800446a:	d00c      	beq.n	8004486 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800446c:	4b93      	ldr	r3, [pc, #588]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b08      	cmp	r3, #8
 8004476:	d112      	bne.n	800449e <HAL_RCC_OscConfig+0x62>
 8004478:	4b90      	ldr	r3, [pc, #576]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004480:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004484:	d10b      	bne.n	800449e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004486:	4b8d      	ldr	r3, [pc, #564]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d06c      	beq.n	800456c <HAL_RCC_OscConfig+0x130>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d168      	bne.n	800456c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e275      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044a6:	d106      	bne.n	80044b6 <HAL_RCC_OscConfig+0x7a>
 80044a8:	4b84      	ldr	r3, [pc, #528]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a83      	ldr	r2, [pc, #524]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044b2:	6013      	str	r3, [r2, #0]
 80044b4:	e02e      	b.n	8004514 <HAL_RCC_OscConfig+0xd8>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10c      	bne.n	80044d8 <HAL_RCC_OscConfig+0x9c>
 80044be:	4b7f      	ldr	r3, [pc, #508]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a7e      	ldr	r2, [pc, #504]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	4b7c      	ldr	r3, [pc, #496]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a7b      	ldr	r2, [pc, #492]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	e01d      	b.n	8004514 <HAL_RCC_OscConfig+0xd8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044e0:	d10c      	bne.n	80044fc <HAL_RCC_OscConfig+0xc0>
 80044e2:	4b76      	ldr	r3, [pc, #472]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a75      	ldr	r2, [pc, #468]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b73      	ldr	r3, [pc, #460]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a72      	ldr	r2, [pc, #456]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	e00b      	b.n	8004514 <HAL_RCC_OscConfig+0xd8>
 80044fc:	4b6f      	ldr	r3, [pc, #444]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a6e      	ldr	r2, [pc, #440]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004506:	6013      	str	r3, [r2, #0]
 8004508:	4b6c      	ldr	r3, [pc, #432]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a6b      	ldr	r2, [pc, #428]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800450e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d013      	beq.n	8004544 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451c:	f7fd fe48 	bl	80021b0 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004524:	f7fd fe44 	bl	80021b0 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b64      	cmp	r3, #100	; 0x64
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e229      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004536:	4b61      	ldr	r3, [pc, #388]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0xe8>
 8004542:	e014      	b.n	800456e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004544:	f7fd fe34 	bl	80021b0 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800454c:	f7fd fe30 	bl	80021b0 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b64      	cmp	r3, #100	; 0x64
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e215      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800455e:	4b57      	ldr	r3, [pc, #348]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1f0      	bne.n	800454c <HAL_RCC_OscConfig+0x110>
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d069      	beq.n	800464e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800457a:	4b50      	ldr	r3, [pc, #320]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00b      	beq.n	800459e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004586:	4b4d      	ldr	r3, [pc, #308]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b08      	cmp	r3, #8
 8004590:	d11c      	bne.n	80045cc <HAL_RCC_OscConfig+0x190>
 8004592:	4b4a      	ldr	r3, [pc, #296]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d116      	bne.n	80045cc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800459e:	4b47      	ldr	r3, [pc, #284]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d005      	beq.n	80045b6 <HAL_RCC_OscConfig+0x17a>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d001      	beq.n	80045b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e1e9      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b6:	4b41      	ldr	r3, [pc, #260]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	493d      	ldr	r1, [pc, #244]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ca:	e040      	b.n	800464e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d023      	beq.n	800461c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045d4:	4b39      	ldr	r3, [pc, #228]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a38      	ldr	r2, [pc, #224]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e0:	f7fd fde6 	bl	80021b0 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045e8:	f7fd fde2 	bl	80021b0 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e1c7      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045fa:	4b30      	ldr	r3, [pc, #192]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004606:	4b2d      	ldr	r3, [pc, #180]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	4929      	ldr	r1, [pc, #164]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004616:	4313      	orrs	r3, r2
 8004618:	600b      	str	r3, [r1, #0]
 800461a:	e018      	b.n	800464e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800461c:	4b27      	ldr	r3, [pc, #156]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a26      	ldr	r2, [pc, #152]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004622:	f023 0301 	bic.w	r3, r3, #1
 8004626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004628:	f7fd fdc2 	bl	80021b0 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004630:	f7fd fdbe 	bl	80021b0 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e1a3      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004642:	4b1e      	ldr	r3, [pc, #120]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d038      	beq.n	80046cc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d019      	beq.n	8004696 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004662:	4b16      	ldr	r3, [pc, #88]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004666:	4a15      	ldr	r2, [pc, #84]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466e:	f7fd fd9f 	bl	80021b0 <HAL_GetTick>
 8004672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004674:	e008      	b.n	8004688 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004676:	f7fd fd9b 	bl	80021b0 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b02      	cmp	r3, #2
 8004682:	d901      	bls.n	8004688 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e180      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004688:	4b0c      	ldr	r3, [pc, #48]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800468a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0f0      	beq.n	8004676 <HAL_RCC_OscConfig+0x23a>
 8004694:	e01a      	b.n	80046cc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004696:	4b09      	ldr	r3, [pc, #36]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 8004698:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800469a:	4a08      	ldr	r2, [pc, #32]	; (80046bc <HAL_RCC_OscConfig+0x280>)
 800469c:	f023 0301 	bic.w	r3, r3, #1
 80046a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a2:	f7fd fd85 	bl	80021b0 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046aa:	f7fd fd81 	bl	80021b0 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d903      	bls.n	80046c0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e166      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
 80046bc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c0:	4b92      	ldr	r3, [pc, #584]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80046c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1ee      	bne.n	80046aa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80a4 	beq.w	8004822 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046da:	4b8c      	ldr	r3, [pc, #560]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10d      	bne.n	8004702 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	4b89      	ldr	r3, [pc, #548]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	4a88      	ldr	r2, [pc, #544]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80046ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f0:	6413      	str	r3, [r2, #64]	; 0x40
 80046f2:	4b86      	ldr	r3, [pc, #536]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046fa:	60bb      	str	r3, [r7, #8]
 80046fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046fe:	2301      	movs	r3, #1
 8004700:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004702:	4b83      	ldr	r3, [pc, #524]	; (8004910 <HAL_RCC_OscConfig+0x4d4>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470a:	2b00      	cmp	r3, #0
 800470c:	d118      	bne.n	8004740 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800470e:	4b80      	ldr	r3, [pc, #512]	; (8004910 <HAL_RCC_OscConfig+0x4d4>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a7f      	ldr	r2, [pc, #508]	; (8004910 <HAL_RCC_OscConfig+0x4d4>)
 8004714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004718:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800471a:	f7fd fd49 	bl	80021b0 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004722:	f7fd fd45 	bl	80021b0 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b64      	cmp	r3, #100	; 0x64
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e12a      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004734:	4b76      	ldr	r3, [pc, #472]	; (8004910 <HAL_RCC_OscConfig+0x4d4>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0f0      	beq.n	8004722 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d106      	bne.n	8004756 <HAL_RCC_OscConfig+0x31a>
 8004748:	4b70      	ldr	r3, [pc, #448]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800474a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474c:	4a6f      	ldr	r2, [pc, #444]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800474e:	f043 0301 	orr.w	r3, r3, #1
 8004752:	6713      	str	r3, [r2, #112]	; 0x70
 8004754:	e02d      	b.n	80047b2 <HAL_RCC_OscConfig+0x376>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10c      	bne.n	8004778 <HAL_RCC_OscConfig+0x33c>
 800475e:	4b6b      	ldr	r3, [pc, #428]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004762:	4a6a      	ldr	r2, [pc, #424]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004764:	f023 0301 	bic.w	r3, r3, #1
 8004768:	6713      	str	r3, [r2, #112]	; 0x70
 800476a:	4b68      	ldr	r3, [pc, #416]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476e:	4a67      	ldr	r2, [pc, #412]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004770:	f023 0304 	bic.w	r3, r3, #4
 8004774:	6713      	str	r3, [r2, #112]	; 0x70
 8004776:	e01c      	b.n	80047b2 <HAL_RCC_OscConfig+0x376>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b05      	cmp	r3, #5
 800477e:	d10c      	bne.n	800479a <HAL_RCC_OscConfig+0x35e>
 8004780:	4b62      	ldr	r3, [pc, #392]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004784:	4a61      	ldr	r2, [pc, #388]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004786:	f043 0304 	orr.w	r3, r3, #4
 800478a:	6713      	str	r3, [r2, #112]	; 0x70
 800478c:	4b5f      	ldr	r3, [pc, #380]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800478e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004790:	4a5e      	ldr	r2, [pc, #376]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004792:	f043 0301 	orr.w	r3, r3, #1
 8004796:	6713      	str	r3, [r2, #112]	; 0x70
 8004798:	e00b      	b.n	80047b2 <HAL_RCC_OscConfig+0x376>
 800479a:	4b5c      	ldr	r3, [pc, #368]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800479c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479e:	4a5b      	ldr	r2, [pc, #364]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80047a0:	f023 0301 	bic.w	r3, r3, #1
 80047a4:	6713      	str	r3, [r2, #112]	; 0x70
 80047a6:	4b59      	ldr	r3, [pc, #356]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047aa:	4a58      	ldr	r2, [pc, #352]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80047ac:	f023 0304 	bic.w	r3, r3, #4
 80047b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d015      	beq.n	80047e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ba:	f7fd fcf9 	bl	80021b0 <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c0:	e00a      	b.n	80047d8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c2:	f7fd fcf5 	bl	80021b0 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e0d8      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047d8:	4b4c      	ldr	r3, [pc, #304]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80047da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ee      	beq.n	80047c2 <HAL_RCC_OscConfig+0x386>
 80047e4:	e014      	b.n	8004810 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e6:	f7fd fce3 	bl	80021b0 <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ec:	e00a      	b.n	8004804 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ee:	f7fd fcdf 	bl	80021b0 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d901      	bls.n	8004804 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e0c2      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004804:	4b41      	ldr	r3, [pc, #260]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1ee      	bne.n	80047ee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004810:	7dfb      	ldrb	r3, [r7, #23]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d105      	bne.n	8004822 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004816:	4b3d      	ldr	r3, [pc, #244]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	4a3c      	ldr	r2, [pc, #240]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800481c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004820:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80ae 	beq.w	8004988 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800482c:	4b37      	ldr	r3, [pc, #220]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 030c 	and.w	r3, r3, #12
 8004834:	2b08      	cmp	r3, #8
 8004836:	d06d      	beq.n	8004914 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	2b02      	cmp	r3, #2
 800483e:	d14b      	bne.n	80048d8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004840:	4b32      	ldr	r3, [pc, #200]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a31      	ldr	r2, [pc, #196]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004846:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800484a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484c:	f7fd fcb0 	bl	80021b0 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004854:	f7fd fcac 	bl	80021b0 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e091      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	4b29      	ldr	r3, [pc, #164]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69da      	ldr	r2, [r3, #28]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	019b      	lsls	r3, r3, #6
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	3b01      	subs	r3, #1
 800488c:	041b      	lsls	r3, r3, #16
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489c:	071b      	lsls	r3, r3, #28
 800489e:	491b      	ldr	r1, [pc, #108]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048a4:	4b19      	ldr	r3, [pc, #100]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a18      	ldr	r2, [pc, #96]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b0:	f7fd fc7e 	bl	80021b0 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b8:	f7fd fc7a 	bl	80021b0 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e05f      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0f0      	beq.n	80048b8 <HAL_RCC_OscConfig+0x47c>
 80048d6:	e057      	b.n	8004988 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048d8:	4b0c      	ldr	r3, [pc, #48]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a0b      	ldr	r2, [pc, #44]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 80048de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e4:	f7fd fc64 	bl	80021b0 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ec:	f7fd fc60 	bl	80021b0 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e045      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fe:	4b03      	ldr	r3, [pc, #12]	; (800490c <HAL_RCC_OscConfig+0x4d0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1f0      	bne.n	80048ec <HAL_RCC_OscConfig+0x4b0>
 800490a:	e03d      	b.n	8004988 <HAL_RCC_OscConfig+0x54c>
 800490c:	40023800 	.word	0x40023800
 8004910:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004914:	4b1f      	ldr	r3, [pc, #124]	; (8004994 <HAL_RCC_OscConfig+0x558>)
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d030      	beq.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800492c:	429a      	cmp	r2, r3
 800492e:	d129      	bne.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800493a:	429a      	cmp	r2, r3
 800493c:	d122      	bne.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004944:	4013      	ands	r3, r2
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800494a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800494c:	4293      	cmp	r3, r2
 800494e:	d119      	bne.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800495a:	085b      	lsrs	r3, r3, #1
 800495c:	3b01      	subs	r3, #1
 800495e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004960:	429a      	cmp	r2, r3
 8004962:	d10f      	bne.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004970:	429a      	cmp	r2, r3
 8004972:	d107      	bne.n	8004984 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e000      	b.n	800498a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40023800 	.word	0x40023800

08004998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0d0      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049b0:	4b6a      	ldr	r3, [pc, #424]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d910      	bls.n	80049e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049be:	4b67      	ldr	r3, [pc, #412]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f023 020f 	bic.w	r2, r3, #15
 80049c6:	4965      	ldr	r1, [pc, #404]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ce:	4b63      	ldr	r3, [pc, #396]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d001      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e0b8      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d020      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d005      	beq.n	8004a04 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049f8:	4b59      	ldr	r3, [pc, #356]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	4a58      	ldr	r2, [pc, #352]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 80049fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0308 	and.w	r3, r3, #8
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a10:	4b53      	ldr	r3, [pc, #332]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	4a52      	ldr	r2, [pc, #328]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a1c:	4b50      	ldr	r3, [pc, #320]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	494d      	ldr	r1, [pc, #308]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d040      	beq.n	8004abc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a42:	4b47      	ldr	r3, [pc, #284]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d115      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e07f      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d107      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a5a:	4b41      	ldr	r3, [pc, #260]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d109      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e073      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6a:	4b3d      	ldr	r3, [pc, #244]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e06b      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a7a:	4b39      	ldr	r3, [pc, #228]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f023 0203 	bic.w	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	4936      	ldr	r1, [pc, #216]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8c:	f7fd fb90 	bl	80021b0 <HAL_GetTick>
 8004a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a94:	f7fd fb8c 	bl	80021b0 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e053      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aaa:	4b2d      	ldr	r3, [pc, #180]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f003 020c 	and.w	r2, r3, #12
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d1eb      	bne.n	8004a94 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004abc:	4b27      	ldr	r3, [pc, #156]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 030f 	and.w	r3, r3, #15
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d210      	bcs.n	8004aec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aca:	4b24      	ldr	r3, [pc, #144]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 020f 	bic.w	r2, r3, #15
 8004ad2:	4922      	ldr	r1, [pc, #136]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ada:	4b20      	ldr	r3, [pc, #128]	; (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d001      	beq.n	8004aec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e032      	b.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d008      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004af8:	4b19      	ldr	r3, [pc, #100]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	4916      	ldr	r1, [pc, #88]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d009      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b16:	4b12      	ldr	r3, [pc, #72]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	490e      	ldr	r1, [pc, #56]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b2a:	f000 f821 	bl	8004b70 <HAL_RCC_GetSysClockFreq>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	4b0b      	ldr	r3, [pc, #44]	; (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	490a      	ldr	r1, [pc, #40]	; (8004b64 <HAL_RCC_ClockConfig+0x1cc>)
 8004b3c:	5ccb      	ldrb	r3, [r1, r3]
 8004b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b42:	4a09      	ldr	r2, [pc, #36]	; (8004b68 <HAL_RCC_ClockConfig+0x1d0>)
 8004b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b46:	4b09      	ldr	r3, [pc, #36]	; (8004b6c <HAL_RCC_ClockConfig+0x1d4>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fd faec 	bl	8002128 <HAL_InitTick>

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	40023c00 	.word	0x40023c00
 8004b60:	40023800 	.word	0x40023800
 8004b64:	0800d2d8 	.word	0x0800d2d8
 8004b68:	20000000 	.word	0x20000000
 8004b6c:	20000004 	.word	0x20000004

08004b70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b74:	b094      	sub	sp, #80	; 0x50
 8004b76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b80:	2300      	movs	r3, #0
 8004b82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b88:	4b79      	ldr	r3, [pc, #484]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 030c 	and.w	r3, r3, #12
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d00d      	beq.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x40>
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	f200 80e1 	bhi.w	8004d5c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <HAL_RCC_GetSysClockFreq+0x34>
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d003      	beq.n	8004baa <HAL_RCC_GetSysClockFreq+0x3a>
 8004ba2:	e0db      	b.n	8004d5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ba4:	4b73      	ldr	r3, [pc, #460]	; (8004d74 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ba6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ba8:	e0db      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004baa:	4b73      	ldr	r3, [pc, #460]	; (8004d78 <HAL_RCC_GetSysClockFreq+0x208>)
 8004bac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004bae:	e0d8      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bb0:	4b6f      	ldr	r3, [pc, #444]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bb8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004bba:	4b6d      	ldr	r3, [pc, #436]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d063      	beq.n	8004c8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bc6:	4b6a      	ldr	r3, [pc, #424]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	099b      	lsrs	r3, r3, #6
 8004bcc:	2200      	movs	r2, #0
 8004bce:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8004bda:	2300      	movs	r3, #0
 8004bdc:	637b      	str	r3, [r7, #52]	; 0x34
 8004bde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004be2:	4622      	mov	r2, r4
 8004be4:	462b      	mov	r3, r5
 8004be6:	f04f 0000 	mov.w	r0, #0
 8004bea:	f04f 0100 	mov.w	r1, #0
 8004bee:	0159      	lsls	r1, r3, #5
 8004bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bf4:	0150      	lsls	r0, r2, #5
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	1a51      	subs	r1, r2, r1
 8004bfe:	6139      	str	r1, [r7, #16]
 8004c00:	4629      	mov	r1, r5
 8004c02:	eb63 0301 	sbc.w	r3, r3, r1
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	f04f 0300 	mov.w	r3, #0
 8004c10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c14:	4659      	mov	r1, fp
 8004c16:	018b      	lsls	r3, r1, #6
 8004c18:	4651      	mov	r1, sl
 8004c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c1e:	4651      	mov	r1, sl
 8004c20:	018a      	lsls	r2, r1, #6
 8004c22:	4651      	mov	r1, sl
 8004c24:	ebb2 0801 	subs.w	r8, r2, r1
 8004c28:	4659      	mov	r1, fp
 8004c2a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c42:	4690      	mov	r8, r2
 8004c44:	4699      	mov	r9, r3
 8004c46:	4623      	mov	r3, r4
 8004c48:	eb18 0303 	adds.w	r3, r8, r3
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	462b      	mov	r3, r5
 8004c50:	eb49 0303 	adc.w	r3, r9, r3
 8004c54:	60fb      	str	r3, [r7, #12]
 8004c56:	f04f 0200 	mov.w	r2, #0
 8004c5a:	f04f 0300 	mov.w	r3, #0
 8004c5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c62:	4629      	mov	r1, r5
 8004c64:	024b      	lsls	r3, r1, #9
 8004c66:	4621      	mov	r1, r4
 8004c68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c6c:	4621      	mov	r1, r4
 8004c6e:	024a      	lsls	r2, r1, #9
 8004c70:	4610      	mov	r0, r2
 8004c72:	4619      	mov	r1, r3
 8004c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c76:	2200      	movs	r2, #0
 8004c78:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c80:	f7fb fb28 	bl	80002d4 <__aeabi_uldivmod>
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	4613      	mov	r3, r2
 8004c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c8c:	e058      	b.n	8004d40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c8e:	4b38      	ldr	r3, [pc, #224]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	099b      	lsrs	r3, r3, #6
 8004c94:	2200      	movs	r2, #0
 8004c96:	4618      	mov	r0, r3
 8004c98:	4611      	mov	r1, r2
 8004c9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c9e:	623b      	str	r3, [r7, #32]
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ca4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ca8:	4642      	mov	r2, r8
 8004caa:	464b      	mov	r3, r9
 8004cac:	f04f 0000 	mov.w	r0, #0
 8004cb0:	f04f 0100 	mov.w	r1, #0
 8004cb4:	0159      	lsls	r1, r3, #5
 8004cb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cba:	0150      	lsls	r0, r2, #5
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cdc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ce0:	ebb2 040a 	subs.w	r4, r2, sl
 8004ce4:	eb63 050b 	sbc.w	r5, r3, fp
 8004ce8:	f04f 0200 	mov.w	r2, #0
 8004cec:	f04f 0300 	mov.w	r3, #0
 8004cf0:	00eb      	lsls	r3, r5, #3
 8004cf2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cf6:	00e2      	lsls	r2, r4, #3
 8004cf8:	4614      	mov	r4, r2
 8004cfa:	461d      	mov	r5, r3
 8004cfc:	4643      	mov	r3, r8
 8004cfe:	18e3      	adds	r3, r4, r3
 8004d00:	603b      	str	r3, [r7, #0]
 8004d02:	464b      	mov	r3, r9
 8004d04:	eb45 0303 	adc.w	r3, r5, r3
 8004d08:	607b      	str	r3, [r7, #4]
 8004d0a:	f04f 0200 	mov.w	r2, #0
 8004d0e:	f04f 0300 	mov.w	r3, #0
 8004d12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d16:	4629      	mov	r1, r5
 8004d18:	028b      	lsls	r3, r1, #10
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d20:	4621      	mov	r1, r4
 8004d22:	028a      	lsls	r2, r1, #10
 8004d24:	4610      	mov	r0, r2
 8004d26:	4619      	mov	r1, r3
 8004d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	61bb      	str	r3, [r7, #24]
 8004d2e:	61fa      	str	r2, [r7, #28]
 8004d30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d34:	f7fb face 	bl	80002d4 <__aeabi_uldivmod>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d40:	4b0b      	ldr	r3, [pc, #44]	; (8004d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	0c1b      	lsrs	r3, r3, #16
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004d50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d58:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d5a:	e002      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d5c:	4b05      	ldr	r3, [pc, #20]	; (8004d74 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d5e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3750      	adds	r7, #80	; 0x50
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d6e:	bf00      	nop
 8004d70:	40023800 	.word	0x40023800
 8004d74:	00f42400 	.word	0x00f42400
 8004d78:	007a1200 	.word	0x007a1200

08004d7c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d80:	4b03      	ldr	r3, [pc, #12]	; (8004d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d82:	681b      	ldr	r3, [r3, #0]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	20000000 	.word	0x20000000

08004d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d98:	f7ff fff0 	bl	8004d7c <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	0a9b      	lsrs	r3, r3, #10
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	4903      	ldr	r1, [pc, #12]	; (8004db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004daa:	5ccb      	ldrb	r3, [r1, r3]
 8004dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40023800 	.word	0x40023800
 8004db8:	0800d2e8 	.word	0x0800d2e8

08004dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004dc0:	f7ff ffdc 	bl	8004d7c <HAL_RCC_GetHCLKFreq>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	4b05      	ldr	r3, [pc, #20]	; (8004ddc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	0b5b      	lsrs	r3, r3, #13
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	4903      	ldr	r1, [pc, #12]	; (8004de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dd2:	5ccb      	ldrb	r3, [r1, r3]
 8004dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	0800d2e8 	.word	0x0800d2e8

08004de4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b088      	sub	sp, #32
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004df0:	2300      	movs	r3, #0
 8004df2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d012      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e0c:	4b69      	ldr	r3, [pc, #420]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a68      	ldr	r2, [pc, #416]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e12:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e16:	6093      	str	r3, [r2, #8]
 8004e18:	4b66      	ldr	r3, [pc, #408]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e20:	4964      	ldr	r1, [pc, #400]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d017      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e3e:	4b5d      	ldr	r3, [pc, #372]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e4c:	4959      	ldr	r1, [pc, #356]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d017      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e7a:	4b4e      	ldr	r3, [pc, #312]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e80:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e88:	494a      	ldr	r1, [pc, #296]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e98:	d101      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 808b 	beq.w	8004fde <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ec8:	4b3a      	ldr	r3, [pc, #232]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	4a39      	ldr	r2, [pc, #228]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed4:	4b37      	ldr	r3, [pc, #220]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004edc:	60bb      	str	r3, [r7, #8]
 8004ede:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ee0:	4b35      	ldr	r3, [pc, #212]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a34      	ldr	r2, [pc, #208]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eec:	f7fd f960 	bl	80021b0 <HAL_GetTick>
 8004ef0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ef4:	f7fd f95c 	bl	80021b0 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	; 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e38f      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f06:	4b2c      	ldr	r3, [pc, #176]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0f0      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f12:	4b28      	ldr	r3, [pc, #160]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d035      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d02e      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f30:	4b20      	ldr	r3, [pc, #128]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f3a:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3e:	4a1d      	ldr	r2, [pc, #116]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f44:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f46:	4b1b      	ldr	r3, [pc, #108]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4a:	4a1a      	ldr	r2, [pc, #104]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f52:	4a18      	ldr	r2, [pc, #96]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f58:	4b16      	ldr	r3, [pc, #88]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d114      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f64:	f7fd f924 	bl	80021b0 <HAL_GetTick>
 8004f68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f6a:	e00a      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f6c:	f7fd f920 	bl	80021b0 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e351      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f82:	4b0c      	ldr	r3, [pc, #48]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0ee      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f9a:	d111      	bne.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f9c:	4b05      	ldr	r3, [pc, #20]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fa8:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004faa:	400b      	ands	r3, r1
 8004fac:	4901      	ldr	r1, [pc, #4]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	608b      	str	r3, [r1, #8]
 8004fb2:	e00b      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	40007000 	.word	0x40007000
 8004fbc:	0ffffcff 	.word	0x0ffffcff
 8004fc0:	4bac      	ldr	r3, [pc, #688]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4aab      	ldr	r2, [pc, #684]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004fca:	6093      	str	r3, [r2, #8]
 8004fcc:	4ba9      	ldr	r3, [pc, #676]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd8:	49a6      	ldr	r1, [pc, #664]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d010      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fea:	4ba2      	ldr	r3, [pc, #648]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ff0:	4aa0      	ldr	r2, [pc, #640]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ff6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004ffa:	4b9e      	ldr	r3, [pc, #632]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ffc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	499b      	ldr	r1, [pc, #620]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005006:	4313      	orrs	r3, r2
 8005008:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00a      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005018:	4b96      	ldr	r3, [pc, #600]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005026:	4993      	ldr	r1, [pc, #588]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800503a:	4b8e      	ldr	r3, [pc, #568]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005040:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005048:	498a      	ldr	r1, [pc, #552]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00a      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800505c:	4b85      	ldr	r3, [pc, #532]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800505e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005062:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800506a:	4982      	ldr	r1, [pc, #520]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800507e:	4b7d      	ldr	r3, [pc, #500]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005084:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800508c:	4979      	ldr	r1, [pc, #484]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050a0:	4b74      	ldr	r3, [pc, #464]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a6:	f023 0203 	bic.w	r2, r3, #3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ae:	4971      	ldr	r1, [pc, #452]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00a      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050c2:	4b6c      	ldr	r3, [pc, #432]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c8:	f023 020c 	bic.w	r2, r3, #12
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050d0:	4968      	ldr	r1, [pc, #416]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050e4:	4b63      	ldr	r3, [pc, #396]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f2:	4960      	ldr	r1, [pc, #384]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005106:	4b5b      	ldr	r3, [pc, #364]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005114:	4957      	ldr	r1, [pc, #348]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005128:	4b52      	ldr	r3, [pc, #328]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005136:	494f      	ldr	r1, [pc, #316]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800514a:	4b4a      	ldr	r3, [pc, #296]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800514c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005150:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005158:	4946      	ldr	r1, [pc, #280]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800516c:	4b41      	ldr	r3, [pc, #260]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005172:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800517a:	493e      	ldr	r1, [pc, #248]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800518e:	4b39      	ldr	r3, [pc, #228]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005194:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800519c:	4935      	ldr	r1, [pc, #212]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051b0:	4b30      	ldr	r3, [pc, #192]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051be:	492d      	ldr	r1, [pc, #180]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d011      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80051d2:	4b28      	ldr	r3, [pc, #160]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051e0:	4924      	ldr	r1, [pc, #144]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051f0:	d101      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051f2:	2301      	movs	r3, #1
 80051f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005202:	2301      	movs	r3, #1
 8005204:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005212:	4b18      	ldr	r3, [pc, #96]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005218:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005220:	4914      	ldr	r1, [pc, #80]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005222:	4313      	orrs	r3, r2
 8005224:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00b      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005234:	4b0f      	ldr	r3, [pc, #60]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800523a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005244:	490b      	ldr	r1, [pc, #44]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00f      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005258:	4b06      	ldr	r3, [pc, #24]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800525e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005268:	4902      	ldr	r1, [pc, #8]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005270:	e002      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005272:	bf00      	nop
 8005274:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00b      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005284:	4b8a      	ldr	r3, [pc, #552]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800528a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005294:	4986      	ldr	r1, [pc, #536]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00b      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80052a8:	4b81      	ldr	r3, [pc, #516]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052b8:	497d      	ldr	r1, [pc, #500]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d006      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 80d6 	beq.w	8005480 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052d4:	4b76      	ldr	r3, [pc, #472]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a75      	ldr	r2, [pc, #468]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80052de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052e0:	f7fc ff66 	bl	80021b0 <HAL_GetTick>
 80052e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052e8:	f7fc ff62 	bl	80021b0 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b64      	cmp	r3, #100	; 0x64
 80052f4:	d901      	bls.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e195      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052fa:	4b6d      	ldr	r3, [pc, #436]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f0      	bne.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	2b00      	cmp	r3, #0
 8005310:	d021      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005316:	2b00      	cmp	r3, #0
 8005318:	d11d      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800531a:	4b65      	ldr	r3, [pc, #404]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800531c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005320:	0c1b      	lsrs	r3, r3, #16
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005328:	4b61      	ldr	r3, [pc, #388]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800532a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800532e:	0e1b      	lsrs	r3, r3, #24
 8005330:	f003 030f 	and.w	r3, r3, #15
 8005334:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	019a      	lsls	r2, r3, #6
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	041b      	lsls	r3, r3, #16
 8005340:	431a      	orrs	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	061b      	lsls	r3, r3, #24
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	071b      	lsls	r3, r3, #28
 800534e:	4958      	ldr	r1, [pc, #352]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005350:	4313      	orrs	r3, r2
 8005352:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d004      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005366:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800536a:	d00a      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005374:	2b00      	cmp	r3, #0
 8005376:	d02e      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005380:	d129      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005382:	4b4b      	ldr	r3, [pc, #300]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005388:	0c1b      	lsrs	r3, r3, #16
 800538a:	f003 0303 	and.w	r3, r3, #3
 800538e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005390:	4b47      	ldr	r3, [pc, #284]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005396:	0f1b      	lsrs	r3, r3, #28
 8005398:	f003 0307 	and.w	r3, r3, #7
 800539c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	019a      	lsls	r2, r3, #6
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	041b      	lsls	r3, r3, #16
 80053a8:	431a      	orrs	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	061b      	lsls	r3, r3, #24
 80053b0:	431a      	orrs	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	071b      	lsls	r3, r3, #28
 80053b6:	493e      	ldr	r1, [pc, #248]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80053be:	4b3c      	ldr	r3, [pc, #240]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053c4:	f023 021f 	bic.w	r2, r3, #31
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053cc:	3b01      	subs	r3, #1
 80053ce:	4938      	ldr	r1, [pc, #224]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d01d      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053e2:	4b33      	ldr	r3, [pc, #204]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053e8:	0e1b      	lsrs	r3, r3, #24
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053f0:	4b2f      	ldr	r3, [pc, #188]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053f6:	0f1b      	lsrs	r3, r3, #28
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	019a      	lsls	r2, r3, #6
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	041b      	lsls	r3, r3, #16
 800540a:	431a      	orrs	r2, r3
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	061b      	lsls	r3, r3, #24
 8005410:	431a      	orrs	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	071b      	lsls	r3, r3, #28
 8005416:	4926      	ldr	r1, [pc, #152]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d011      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	019a      	lsls	r2, r3, #6
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	041b      	lsls	r3, r3, #16
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	061b      	lsls	r3, r3, #24
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	071b      	lsls	r3, r3, #28
 8005446:	491a      	ldr	r1, [pc, #104]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800544e:	4b18      	ldr	r3, [pc, #96]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a17      	ldr	r2, [pc, #92]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005454:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005458:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800545a:	f7fc fea9 	bl	80021b0 <HAL_GetTick>
 800545e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005460:	e008      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005462:	f7fc fea5 	bl	80021b0 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b64      	cmp	r3, #100	; 0x64
 800546e:	d901      	bls.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e0d8      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005474:	4b0e      	ldr	r3, [pc, #56]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0f0      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	2b01      	cmp	r3, #1
 8005484:	f040 80ce 	bne.w	8005624 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005488:	4b09      	ldr	r3, [pc, #36]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a08      	ldr	r2, [pc, #32]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800548e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005492:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005494:	f7fc fe8c 	bl	80021b0 <HAL_GetTick>
 8005498:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800549a:	e00b      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800549c:	f7fc fe88 	bl	80021b0 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b64      	cmp	r3, #100	; 0x64
 80054a8:	d904      	bls.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e0bb      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80054ae:	bf00      	nop
 80054b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054b4:	4b5e      	ldr	r3, [pc, #376]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054c0:	d0ec      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d009      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d02e      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d12a      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80054ea:	4b51      	ldr	r3, [pc, #324]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f0:	0c1b      	lsrs	r3, r3, #16
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054f8:	4b4d      	ldr	r3, [pc, #308]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fe:	0f1b      	lsrs	r3, r3, #28
 8005500:	f003 0307 	and.w	r3, r3, #7
 8005504:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	019a      	lsls	r2, r3, #6
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	041b      	lsls	r3, r3, #16
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	061b      	lsls	r3, r3, #24
 8005518:	431a      	orrs	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	071b      	lsls	r3, r3, #28
 800551e:	4944      	ldr	r1, [pc, #272]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005526:	4b42      	ldr	r3, [pc, #264]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800552c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005534:	3b01      	subs	r3, #1
 8005536:	021b      	lsls	r3, r3, #8
 8005538:	493d      	ldr	r1, [pc, #244]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800553a:	4313      	orrs	r3, r2
 800553c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d022      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005550:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005554:	d11d      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005556:	4b36      	ldr	r3, [pc, #216]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555c:	0e1b      	lsrs	r3, r3, #24
 800555e:	f003 030f 	and.w	r3, r3, #15
 8005562:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005564:	4b32      	ldr	r3, [pc, #200]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800556a:	0f1b      	lsrs	r3, r3, #28
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	019a      	lsls	r2, r3, #6
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	041b      	lsls	r3, r3, #16
 800557e:	431a      	orrs	r2, r3
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	061b      	lsls	r3, r3, #24
 8005584:	431a      	orrs	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	071b      	lsls	r3, r3, #28
 800558a:	4929      	ldr	r1, [pc, #164]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0308 	and.w	r3, r3, #8
 800559a:	2b00      	cmp	r3, #0
 800559c:	d028      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800559e:	4b24      	ldr	r3, [pc, #144]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a4:	0e1b      	lsrs	r3, r3, #24
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055ac:	4b20      	ldr	r3, [pc, #128]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b2:	0c1b      	lsrs	r3, r3, #16
 80055b4:	f003 0303 	and.w	r3, r3, #3
 80055b8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	019a      	lsls	r2, r3, #6
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	041b      	lsls	r3, r3, #16
 80055c4:	431a      	orrs	r2, r3
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	061b      	lsls	r3, r3, #24
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	071b      	lsls	r3, r3, #28
 80055d2:	4917      	ldr	r1, [pc, #92]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80055da:	4b15      	ldr	r3, [pc, #84]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	4911      	ldr	r1, [pc, #68]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055f0:	4b0f      	ldr	r3, [pc, #60]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a0e      	ldr	r2, [pc, #56]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055fc:	f7fc fdd8 	bl	80021b0 <HAL_GetTick>
 8005600:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005602:	e008      	b.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005604:	f7fc fdd4 	bl	80021b0 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b64      	cmp	r3, #100	; 0x64
 8005610:	d901      	bls.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e007      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005616:	4b06      	ldr	r3, [pc, #24]	; (8005630 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800561e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005622:	d1ef      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3720      	adds	r7, #32
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	40023800 	.word	0x40023800

08005634 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e040      	b.n	80056c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800564a:	2b00      	cmp	r3, #0
 800564c:	d106      	bne.n	800565c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7fc fc5a 	bl	8001f10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2224      	movs	r2, #36	; 0x24
 8005660:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0201 	bic.w	r2, r2, #1
 8005670:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f82c 	bl	80056d0 <UART_SetConfig>
 8005678:	4603      	mov	r3, r0
 800567a:	2b01      	cmp	r3, #1
 800567c:	d101      	bne.n	8005682 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e022      	b.n	80056c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fa84 	bl	8005b98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800569e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f042 0201 	orr.w	r2, r2, #1
 80056be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fb0b 	bl	8005cdc <UART_CheckIdleState>
 80056c6:	4603      	mov	r3, r0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3708      	adds	r7, #8
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	431a      	orrs	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	431a      	orrs	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	4ba6      	ldr	r3, [pc, #664]	; (8005994 <UART_SetConfig+0x2c4>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6812      	ldr	r2, [r2, #0]
 8005702:	6979      	ldr	r1, [r7, #20]
 8005704:	430b      	orrs	r3, r1
 8005706:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	430a      	orrs	r2, r1
 8005740:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a94      	ldr	r2, [pc, #592]	; (8005998 <UART_SetConfig+0x2c8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d120      	bne.n	800578e <UART_SetConfig+0xbe>
 800574c:	4b93      	ldr	r3, [pc, #588]	; (800599c <UART_SetConfig+0x2cc>)
 800574e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005752:	f003 0303 	and.w	r3, r3, #3
 8005756:	2b03      	cmp	r3, #3
 8005758:	d816      	bhi.n	8005788 <UART_SetConfig+0xb8>
 800575a:	a201      	add	r2, pc, #4	; (adr r2, 8005760 <UART_SetConfig+0x90>)
 800575c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005760:	08005771 	.word	0x08005771
 8005764:	0800577d 	.word	0x0800577d
 8005768:	08005777 	.word	0x08005777
 800576c:	08005783 	.word	0x08005783
 8005770:	2301      	movs	r3, #1
 8005772:	77fb      	strb	r3, [r7, #31]
 8005774:	e150      	b.n	8005a18 <UART_SetConfig+0x348>
 8005776:	2302      	movs	r3, #2
 8005778:	77fb      	strb	r3, [r7, #31]
 800577a:	e14d      	b.n	8005a18 <UART_SetConfig+0x348>
 800577c:	2304      	movs	r3, #4
 800577e:	77fb      	strb	r3, [r7, #31]
 8005780:	e14a      	b.n	8005a18 <UART_SetConfig+0x348>
 8005782:	2308      	movs	r3, #8
 8005784:	77fb      	strb	r3, [r7, #31]
 8005786:	e147      	b.n	8005a18 <UART_SetConfig+0x348>
 8005788:	2310      	movs	r3, #16
 800578a:	77fb      	strb	r3, [r7, #31]
 800578c:	e144      	b.n	8005a18 <UART_SetConfig+0x348>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a83      	ldr	r2, [pc, #524]	; (80059a0 <UART_SetConfig+0x2d0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d132      	bne.n	80057fe <UART_SetConfig+0x12e>
 8005798:	4b80      	ldr	r3, [pc, #512]	; (800599c <UART_SetConfig+0x2cc>)
 800579a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579e:	f003 030c 	and.w	r3, r3, #12
 80057a2:	2b0c      	cmp	r3, #12
 80057a4:	d828      	bhi.n	80057f8 <UART_SetConfig+0x128>
 80057a6:	a201      	add	r2, pc, #4	; (adr r2, 80057ac <UART_SetConfig+0xdc>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	080057e1 	.word	0x080057e1
 80057b0:	080057f9 	.word	0x080057f9
 80057b4:	080057f9 	.word	0x080057f9
 80057b8:	080057f9 	.word	0x080057f9
 80057bc:	080057ed 	.word	0x080057ed
 80057c0:	080057f9 	.word	0x080057f9
 80057c4:	080057f9 	.word	0x080057f9
 80057c8:	080057f9 	.word	0x080057f9
 80057cc:	080057e7 	.word	0x080057e7
 80057d0:	080057f9 	.word	0x080057f9
 80057d4:	080057f9 	.word	0x080057f9
 80057d8:	080057f9 	.word	0x080057f9
 80057dc:	080057f3 	.word	0x080057f3
 80057e0:	2300      	movs	r3, #0
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e118      	b.n	8005a18 <UART_SetConfig+0x348>
 80057e6:	2302      	movs	r3, #2
 80057e8:	77fb      	strb	r3, [r7, #31]
 80057ea:	e115      	b.n	8005a18 <UART_SetConfig+0x348>
 80057ec:	2304      	movs	r3, #4
 80057ee:	77fb      	strb	r3, [r7, #31]
 80057f0:	e112      	b.n	8005a18 <UART_SetConfig+0x348>
 80057f2:	2308      	movs	r3, #8
 80057f4:	77fb      	strb	r3, [r7, #31]
 80057f6:	e10f      	b.n	8005a18 <UART_SetConfig+0x348>
 80057f8:	2310      	movs	r3, #16
 80057fa:	77fb      	strb	r3, [r7, #31]
 80057fc:	e10c      	b.n	8005a18 <UART_SetConfig+0x348>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a68      	ldr	r2, [pc, #416]	; (80059a4 <UART_SetConfig+0x2d4>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d120      	bne.n	800584a <UART_SetConfig+0x17a>
 8005808:	4b64      	ldr	r3, [pc, #400]	; (800599c <UART_SetConfig+0x2cc>)
 800580a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800580e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005812:	2b30      	cmp	r3, #48	; 0x30
 8005814:	d013      	beq.n	800583e <UART_SetConfig+0x16e>
 8005816:	2b30      	cmp	r3, #48	; 0x30
 8005818:	d814      	bhi.n	8005844 <UART_SetConfig+0x174>
 800581a:	2b20      	cmp	r3, #32
 800581c:	d009      	beq.n	8005832 <UART_SetConfig+0x162>
 800581e:	2b20      	cmp	r3, #32
 8005820:	d810      	bhi.n	8005844 <UART_SetConfig+0x174>
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <UART_SetConfig+0x15c>
 8005826:	2b10      	cmp	r3, #16
 8005828:	d006      	beq.n	8005838 <UART_SetConfig+0x168>
 800582a:	e00b      	b.n	8005844 <UART_SetConfig+0x174>
 800582c:	2300      	movs	r3, #0
 800582e:	77fb      	strb	r3, [r7, #31]
 8005830:	e0f2      	b.n	8005a18 <UART_SetConfig+0x348>
 8005832:	2302      	movs	r3, #2
 8005834:	77fb      	strb	r3, [r7, #31]
 8005836:	e0ef      	b.n	8005a18 <UART_SetConfig+0x348>
 8005838:	2304      	movs	r3, #4
 800583a:	77fb      	strb	r3, [r7, #31]
 800583c:	e0ec      	b.n	8005a18 <UART_SetConfig+0x348>
 800583e:	2308      	movs	r3, #8
 8005840:	77fb      	strb	r3, [r7, #31]
 8005842:	e0e9      	b.n	8005a18 <UART_SetConfig+0x348>
 8005844:	2310      	movs	r3, #16
 8005846:	77fb      	strb	r3, [r7, #31]
 8005848:	e0e6      	b.n	8005a18 <UART_SetConfig+0x348>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a56      	ldr	r2, [pc, #344]	; (80059a8 <UART_SetConfig+0x2d8>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d120      	bne.n	8005896 <UART_SetConfig+0x1c6>
 8005854:	4b51      	ldr	r3, [pc, #324]	; (800599c <UART_SetConfig+0x2cc>)
 8005856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800585a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800585e:	2bc0      	cmp	r3, #192	; 0xc0
 8005860:	d013      	beq.n	800588a <UART_SetConfig+0x1ba>
 8005862:	2bc0      	cmp	r3, #192	; 0xc0
 8005864:	d814      	bhi.n	8005890 <UART_SetConfig+0x1c0>
 8005866:	2b80      	cmp	r3, #128	; 0x80
 8005868:	d009      	beq.n	800587e <UART_SetConfig+0x1ae>
 800586a:	2b80      	cmp	r3, #128	; 0x80
 800586c:	d810      	bhi.n	8005890 <UART_SetConfig+0x1c0>
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <UART_SetConfig+0x1a8>
 8005872:	2b40      	cmp	r3, #64	; 0x40
 8005874:	d006      	beq.n	8005884 <UART_SetConfig+0x1b4>
 8005876:	e00b      	b.n	8005890 <UART_SetConfig+0x1c0>
 8005878:	2300      	movs	r3, #0
 800587a:	77fb      	strb	r3, [r7, #31]
 800587c:	e0cc      	b.n	8005a18 <UART_SetConfig+0x348>
 800587e:	2302      	movs	r3, #2
 8005880:	77fb      	strb	r3, [r7, #31]
 8005882:	e0c9      	b.n	8005a18 <UART_SetConfig+0x348>
 8005884:	2304      	movs	r3, #4
 8005886:	77fb      	strb	r3, [r7, #31]
 8005888:	e0c6      	b.n	8005a18 <UART_SetConfig+0x348>
 800588a:	2308      	movs	r3, #8
 800588c:	77fb      	strb	r3, [r7, #31]
 800588e:	e0c3      	b.n	8005a18 <UART_SetConfig+0x348>
 8005890:	2310      	movs	r3, #16
 8005892:	77fb      	strb	r3, [r7, #31]
 8005894:	e0c0      	b.n	8005a18 <UART_SetConfig+0x348>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a44      	ldr	r2, [pc, #272]	; (80059ac <UART_SetConfig+0x2dc>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d125      	bne.n	80058ec <UART_SetConfig+0x21c>
 80058a0:	4b3e      	ldr	r3, [pc, #248]	; (800599c <UART_SetConfig+0x2cc>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058ae:	d017      	beq.n	80058e0 <UART_SetConfig+0x210>
 80058b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058b4:	d817      	bhi.n	80058e6 <UART_SetConfig+0x216>
 80058b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ba:	d00b      	beq.n	80058d4 <UART_SetConfig+0x204>
 80058bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058c0:	d811      	bhi.n	80058e6 <UART_SetConfig+0x216>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <UART_SetConfig+0x1fe>
 80058c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ca:	d006      	beq.n	80058da <UART_SetConfig+0x20a>
 80058cc:	e00b      	b.n	80058e6 <UART_SetConfig+0x216>
 80058ce:	2300      	movs	r3, #0
 80058d0:	77fb      	strb	r3, [r7, #31]
 80058d2:	e0a1      	b.n	8005a18 <UART_SetConfig+0x348>
 80058d4:	2302      	movs	r3, #2
 80058d6:	77fb      	strb	r3, [r7, #31]
 80058d8:	e09e      	b.n	8005a18 <UART_SetConfig+0x348>
 80058da:	2304      	movs	r3, #4
 80058dc:	77fb      	strb	r3, [r7, #31]
 80058de:	e09b      	b.n	8005a18 <UART_SetConfig+0x348>
 80058e0:	2308      	movs	r3, #8
 80058e2:	77fb      	strb	r3, [r7, #31]
 80058e4:	e098      	b.n	8005a18 <UART_SetConfig+0x348>
 80058e6:	2310      	movs	r3, #16
 80058e8:	77fb      	strb	r3, [r7, #31]
 80058ea:	e095      	b.n	8005a18 <UART_SetConfig+0x348>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a2f      	ldr	r2, [pc, #188]	; (80059b0 <UART_SetConfig+0x2e0>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d125      	bne.n	8005942 <UART_SetConfig+0x272>
 80058f6:	4b29      	ldr	r3, [pc, #164]	; (800599c <UART_SetConfig+0x2cc>)
 80058f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005900:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005904:	d017      	beq.n	8005936 <UART_SetConfig+0x266>
 8005906:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800590a:	d817      	bhi.n	800593c <UART_SetConfig+0x26c>
 800590c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005910:	d00b      	beq.n	800592a <UART_SetConfig+0x25a>
 8005912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005916:	d811      	bhi.n	800593c <UART_SetConfig+0x26c>
 8005918:	2b00      	cmp	r3, #0
 800591a:	d003      	beq.n	8005924 <UART_SetConfig+0x254>
 800591c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005920:	d006      	beq.n	8005930 <UART_SetConfig+0x260>
 8005922:	e00b      	b.n	800593c <UART_SetConfig+0x26c>
 8005924:	2301      	movs	r3, #1
 8005926:	77fb      	strb	r3, [r7, #31]
 8005928:	e076      	b.n	8005a18 <UART_SetConfig+0x348>
 800592a:	2302      	movs	r3, #2
 800592c:	77fb      	strb	r3, [r7, #31]
 800592e:	e073      	b.n	8005a18 <UART_SetConfig+0x348>
 8005930:	2304      	movs	r3, #4
 8005932:	77fb      	strb	r3, [r7, #31]
 8005934:	e070      	b.n	8005a18 <UART_SetConfig+0x348>
 8005936:	2308      	movs	r3, #8
 8005938:	77fb      	strb	r3, [r7, #31]
 800593a:	e06d      	b.n	8005a18 <UART_SetConfig+0x348>
 800593c:	2310      	movs	r3, #16
 800593e:	77fb      	strb	r3, [r7, #31]
 8005940:	e06a      	b.n	8005a18 <UART_SetConfig+0x348>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a1b      	ldr	r2, [pc, #108]	; (80059b4 <UART_SetConfig+0x2e4>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d138      	bne.n	80059be <UART_SetConfig+0x2ee>
 800594c:	4b13      	ldr	r3, [pc, #76]	; (800599c <UART_SetConfig+0x2cc>)
 800594e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005952:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005956:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800595a:	d017      	beq.n	800598c <UART_SetConfig+0x2bc>
 800595c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005960:	d82a      	bhi.n	80059b8 <UART_SetConfig+0x2e8>
 8005962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005966:	d00b      	beq.n	8005980 <UART_SetConfig+0x2b0>
 8005968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800596c:	d824      	bhi.n	80059b8 <UART_SetConfig+0x2e8>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <UART_SetConfig+0x2aa>
 8005972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005976:	d006      	beq.n	8005986 <UART_SetConfig+0x2b6>
 8005978:	e01e      	b.n	80059b8 <UART_SetConfig+0x2e8>
 800597a:	2300      	movs	r3, #0
 800597c:	77fb      	strb	r3, [r7, #31]
 800597e:	e04b      	b.n	8005a18 <UART_SetConfig+0x348>
 8005980:	2302      	movs	r3, #2
 8005982:	77fb      	strb	r3, [r7, #31]
 8005984:	e048      	b.n	8005a18 <UART_SetConfig+0x348>
 8005986:	2304      	movs	r3, #4
 8005988:	77fb      	strb	r3, [r7, #31]
 800598a:	e045      	b.n	8005a18 <UART_SetConfig+0x348>
 800598c:	2308      	movs	r3, #8
 800598e:	77fb      	strb	r3, [r7, #31]
 8005990:	e042      	b.n	8005a18 <UART_SetConfig+0x348>
 8005992:	bf00      	nop
 8005994:	efff69f3 	.word	0xefff69f3
 8005998:	40011000 	.word	0x40011000
 800599c:	40023800 	.word	0x40023800
 80059a0:	40004400 	.word	0x40004400
 80059a4:	40004800 	.word	0x40004800
 80059a8:	40004c00 	.word	0x40004c00
 80059ac:	40005000 	.word	0x40005000
 80059b0:	40011400 	.word	0x40011400
 80059b4:	40007800 	.word	0x40007800
 80059b8:	2310      	movs	r3, #16
 80059ba:	77fb      	strb	r3, [r7, #31]
 80059bc:	e02c      	b.n	8005a18 <UART_SetConfig+0x348>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a72      	ldr	r2, [pc, #456]	; (8005b8c <UART_SetConfig+0x4bc>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d125      	bne.n	8005a14 <UART_SetConfig+0x344>
 80059c8:	4b71      	ldr	r3, [pc, #452]	; (8005b90 <UART_SetConfig+0x4c0>)
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80059d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80059d6:	d017      	beq.n	8005a08 <UART_SetConfig+0x338>
 80059d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80059dc:	d817      	bhi.n	8005a0e <UART_SetConfig+0x33e>
 80059de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059e2:	d00b      	beq.n	80059fc <UART_SetConfig+0x32c>
 80059e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059e8:	d811      	bhi.n	8005a0e <UART_SetConfig+0x33e>
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <UART_SetConfig+0x326>
 80059ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059f2:	d006      	beq.n	8005a02 <UART_SetConfig+0x332>
 80059f4:	e00b      	b.n	8005a0e <UART_SetConfig+0x33e>
 80059f6:	2300      	movs	r3, #0
 80059f8:	77fb      	strb	r3, [r7, #31]
 80059fa:	e00d      	b.n	8005a18 <UART_SetConfig+0x348>
 80059fc:	2302      	movs	r3, #2
 80059fe:	77fb      	strb	r3, [r7, #31]
 8005a00:	e00a      	b.n	8005a18 <UART_SetConfig+0x348>
 8005a02:	2304      	movs	r3, #4
 8005a04:	77fb      	strb	r3, [r7, #31]
 8005a06:	e007      	b.n	8005a18 <UART_SetConfig+0x348>
 8005a08:	2308      	movs	r3, #8
 8005a0a:	77fb      	strb	r3, [r7, #31]
 8005a0c:	e004      	b.n	8005a18 <UART_SetConfig+0x348>
 8005a0e:	2310      	movs	r3, #16
 8005a10:	77fb      	strb	r3, [r7, #31]
 8005a12:	e001      	b.n	8005a18 <UART_SetConfig+0x348>
 8005a14:	2310      	movs	r3, #16
 8005a16:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a20:	d15b      	bne.n	8005ada <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005a22:	7ffb      	ldrb	r3, [r7, #31]
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d828      	bhi.n	8005a7a <UART_SetConfig+0x3aa>
 8005a28:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <UART_SetConfig+0x360>)
 8005a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2e:	bf00      	nop
 8005a30:	08005a55 	.word	0x08005a55
 8005a34:	08005a5d 	.word	0x08005a5d
 8005a38:	08005a65 	.word	0x08005a65
 8005a3c:	08005a7b 	.word	0x08005a7b
 8005a40:	08005a6b 	.word	0x08005a6b
 8005a44:	08005a7b 	.word	0x08005a7b
 8005a48:	08005a7b 	.word	0x08005a7b
 8005a4c:	08005a7b 	.word	0x08005a7b
 8005a50:	08005a73 	.word	0x08005a73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a54:	f7ff f99e 	bl	8004d94 <HAL_RCC_GetPCLK1Freq>
 8005a58:	61b8      	str	r0, [r7, #24]
        break;
 8005a5a:	e013      	b.n	8005a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a5c:	f7ff f9ae 	bl	8004dbc <HAL_RCC_GetPCLK2Freq>
 8005a60:	61b8      	str	r0, [r7, #24]
        break;
 8005a62:	e00f      	b.n	8005a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a64:	4b4b      	ldr	r3, [pc, #300]	; (8005b94 <UART_SetConfig+0x4c4>)
 8005a66:	61bb      	str	r3, [r7, #24]
        break;
 8005a68:	e00c      	b.n	8005a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a6a:	f7ff f881 	bl	8004b70 <HAL_RCC_GetSysClockFreq>
 8005a6e:	61b8      	str	r0, [r7, #24]
        break;
 8005a70:	e008      	b.n	8005a84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a76:	61bb      	str	r3, [r7, #24]
        break;
 8005a78:	e004      	b.n	8005a84 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	77bb      	strb	r3, [r7, #30]
        break;
 8005a82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d074      	beq.n	8005b74 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	005a      	lsls	r2, r3, #1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	441a      	add	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	2b0f      	cmp	r3, #15
 8005aa4:	d916      	bls.n	8005ad4 <UART_SetConfig+0x404>
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aac:	d212      	bcs.n	8005ad4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	f023 030f 	bic.w	r3, r3, #15
 8005ab6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	085b      	lsrs	r3, r3, #1
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	b29a      	uxth	r2, r3
 8005ac4:	89fb      	ldrh	r3, [r7, #14]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	89fa      	ldrh	r2, [r7, #14]
 8005ad0:	60da      	str	r2, [r3, #12]
 8005ad2:	e04f      	b.n	8005b74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	77bb      	strb	r3, [r7, #30]
 8005ad8:	e04c      	b.n	8005b74 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ada:	7ffb      	ldrb	r3, [r7, #31]
 8005adc:	2b08      	cmp	r3, #8
 8005ade:	d828      	bhi.n	8005b32 <UART_SetConfig+0x462>
 8005ae0:	a201      	add	r2, pc, #4	; (adr r2, 8005ae8 <UART_SetConfig+0x418>)
 8005ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae6:	bf00      	nop
 8005ae8:	08005b0d 	.word	0x08005b0d
 8005aec:	08005b15 	.word	0x08005b15
 8005af0:	08005b1d 	.word	0x08005b1d
 8005af4:	08005b33 	.word	0x08005b33
 8005af8:	08005b23 	.word	0x08005b23
 8005afc:	08005b33 	.word	0x08005b33
 8005b00:	08005b33 	.word	0x08005b33
 8005b04:	08005b33 	.word	0x08005b33
 8005b08:	08005b2b 	.word	0x08005b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b0c:	f7ff f942 	bl	8004d94 <HAL_RCC_GetPCLK1Freq>
 8005b10:	61b8      	str	r0, [r7, #24]
        break;
 8005b12:	e013      	b.n	8005b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b14:	f7ff f952 	bl	8004dbc <HAL_RCC_GetPCLK2Freq>
 8005b18:	61b8      	str	r0, [r7, #24]
        break;
 8005b1a:	e00f      	b.n	8005b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b1c:	4b1d      	ldr	r3, [pc, #116]	; (8005b94 <UART_SetConfig+0x4c4>)
 8005b1e:	61bb      	str	r3, [r7, #24]
        break;
 8005b20:	e00c      	b.n	8005b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b22:	f7ff f825 	bl	8004b70 <HAL_RCC_GetSysClockFreq>
 8005b26:	61b8      	str	r0, [r7, #24]
        break;
 8005b28:	e008      	b.n	8005b3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b2e:	61bb      	str	r3, [r7, #24]
        break;
 8005b30:	e004      	b.n	8005b3c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	77bb      	strb	r3, [r7, #30]
        break;
 8005b3a:	bf00      	nop
    }

    if (pclk != 0U)
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d018      	beq.n	8005b74 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	085a      	lsrs	r2, r3, #1
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	441a      	add	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	2b0f      	cmp	r3, #15
 8005b5a:	d909      	bls.n	8005b70 <UART_SetConfig+0x4a0>
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b62:	d205      	bcs.n	8005b70 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	60da      	str	r2, [r3, #12]
 8005b6e:	e001      	b.n	8005b74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005b80:	7fbb      	ldrb	r3, [r7, #30]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3720      	adds	r7, #32
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40007c00 	.word	0x40007c00
 8005b90:	40023800 	.word	0x40023800
 8005b94:	00f42400 	.word	0x00f42400

08005b98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	f003 0301 	and.w	r3, r3, #1
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00a      	beq.n	8005bc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00a      	beq.n	8005be4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00a      	beq.n	8005c28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	f003 0310 	and.w	r3, r3, #16
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	f003 0320 	and.w	r3, r3, #32
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00a      	beq.n	8005c6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d01a      	beq.n	8005cae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c96:	d10a      	bne.n	8005cae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00a      	beq.n	8005cd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	605a      	str	r2, [r3, #4]
  }
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cec:	f7fc fa60 	bl	80021b0 <HAL_GetTick>
 8005cf0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d10e      	bne.n	8005d1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f831 	bl	8005d76 <UART_WaitOnFlagUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e027      	b.n	8005d6e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b04      	cmp	r3, #4
 8005d2a:	d10e      	bne.n	8005d4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f81b 	bl	8005d76 <UART_WaitOnFlagUntilTimeout>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e011      	b.n	8005d6e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}

08005d76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d76:	b580      	push	{r7, lr}
 8005d78:	b09c      	sub	sp, #112	; 0x70
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	60f8      	str	r0, [r7, #12]
 8005d7e:	60b9      	str	r1, [r7, #8]
 8005d80:	603b      	str	r3, [r7, #0]
 8005d82:	4613      	mov	r3, r2
 8005d84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d86:	e0a7      	b.n	8005ed8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8e:	f000 80a3 	beq.w	8005ed8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d92:	f7fc fa0d 	bl	80021b0 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d302      	bcc.n	8005da8 <UART_WaitOnFlagUntilTimeout+0x32>
 8005da2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d13f      	bne.n	8005e28 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005db0:	e853 3f00 	ldrex	r3, [r3]
 8005db4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005dbc:	667b      	str	r3, [r7, #100]	; 0x64
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dc8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005dcc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005dce:	e841 2300 	strex	r3, r2, [r1]
 8005dd2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005dd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1e6      	bne.n	8005da8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3308      	adds	r3, #8
 8005de0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de4:	e853 3f00 	ldrex	r3, [r3]
 8005de8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dec:	f023 0301 	bic.w	r3, r3, #1
 8005df0:	663b      	str	r3, [r7, #96]	; 0x60
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	3308      	adds	r3, #8
 8005df8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005dfa:	64ba      	str	r2, [r7, #72]	; 0x48
 8005dfc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e02:	e841 2300 	strex	r3, r2, [r1]
 8005e06:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1e5      	bne.n	8005dda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2220      	movs	r2, #32
 8005e12:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e068      	b.n	8005efa <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d050      	beq.n	8005ed8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69db      	ldr	r3, [r3, #28]
 8005e3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e44:	d148      	bne.n	8005ed8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e4e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e58:	e853 3f00 	ldrex	r3, [r3]
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e6e:	637b      	str	r3, [r7, #52]	; 0x34
 8005e70:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1e6      	bne.n	8005e50 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3308      	adds	r3, #8
 8005e88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	e853 3f00 	ldrex	r3, [r3]
 8005e90:	613b      	str	r3, [r7, #16]
   return(result);
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	f023 0301 	bic.w	r3, r3, #1
 8005e98:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	3308      	adds	r3, #8
 8005ea0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005ea2:	623a      	str	r2, [r7, #32]
 8005ea4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea6:	69f9      	ldr	r1, [r7, #28]
 8005ea8:	6a3a      	ldr	r2, [r7, #32]
 8005eaa:	e841 2300 	strex	r3, r2, [r1]
 8005eae:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1e5      	bne.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e010      	b.n	8005efa <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	69da      	ldr	r2, [r3, #28]
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	bf0c      	ite	eq
 8005ee8:	2301      	moveq	r3, #1
 8005eea:	2300      	movne	r3, #0
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	461a      	mov	r2, r3
 8005ef0:	79fb      	ldrb	r3, [r7, #7]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	f43f af48 	beq.w	8005d88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3770      	adds	r7, #112	; 0x70
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
	...

08005f04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f04:	b084      	sub	sp, #16
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b084      	sub	sp, #16
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
 8005f0e:	f107 001c 	add.w	r0, r7, #28
 8005f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d120      	bne.n	8005f5e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68da      	ldr	r2, [r3, #12]
 8005f2c:	4b20      	ldr	r3, [pc, #128]	; (8005fb0 <USB_CoreInit+0xac>)
 8005f2e:	4013      	ands	r3, r2
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d105      	bne.n	8005f52 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f001 fbee 	bl	8007734 <USB_CoreReset>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	73fb      	strb	r3, [r7, #15]
 8005f5c:	e010      	b.n	8005f80 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f001 fbe2 	bl	8007734 <USB_CoreReset>
 8005f70:	4603      	mov	r3, r0
 8005f72:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f78:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d10b      	bne.n	8005f9e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f043 0206 	orr.w	r2, r3, #6
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f043 0220 	orr.w	r2, r3, #32
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005faa:	b004      	add	sp, #16
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	ffbdffbf 	.word	0xffbdffbf

08005fb4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d165      	bne.n	8006094 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	4a41      	ldr	r2, [pc, #260]	; (80060d0 <USB_SetTurnaroundTime+0x11c>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d906      	bls.n	8005fde <USB_SetTurnaroundTime+0x2a>
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	4a40      	ldr	r2, [pc, #256]	; (80060d4 <USB_SetTurnaroundTime+0x120>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d202      	bcs.n	8005fde <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005fd8:	230f      	movs	r3, #15
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	e062      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	4a3c      	ldr	r2, [pc, #240]	; (80060d4 <USB_SetTurnaroundTime+0x120>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d306      	bcc.n	8005ff4 <USB_SetTurnaroundTime+0x40>
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	4a3b      	ldr	r2, [pc, #236]	; (80060d8 <USB_SetTurnaroundTime+0x124>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d202      	bcs.n	8005ff4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005fee:	230e      	movs	r3, #14
 8005ff0:	617b      	str	r3, [r7, #20]
 8005ff2:	e057      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4a38      	ldr	r2, [pc, #224]	; (80060d8 <USB_SetTurnaroundTime+0x124>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d306      	bcc.n	800600a <USB_SetTurnaroundTime+0x56>
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4a37      	ldr	r2, [pc, #220]	; (80060dc <USB_SetTurnaroundTime+0x128>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d202      	bcs.n	800600a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006004:	230d      	movs	r3, #13
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	e04c      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	4a33      	ldr	r2, [pc, #204]	; (80060dc <USB_SetTurnaroundTime+0x128>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d306      	bcc.n	8006020 <USB_SetTurnaroundTime+0x6c>
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	4a32      	ldr	r2, [pc, #200]	; (80060e0 <USB_SetTurnaroundTime+0x12c>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d802      	bhi.n	8006020 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800601a:	230c      	movs	r3, #12
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	e041      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	4a2f      	ldr	r2, [pc, #188]	; (80060e0 <USB_SetTurnaroundTime+0x12c>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d906      	bls.n	8006036 <USB_SetTurnaroundTime+0x82>
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	4a2e      	ldr	r2, [pc, #184]	; (80060e4 <USB_SetTurnaroundTime+0x130>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d802      	bhi.n	8006036 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006030:	230b      	movs	r3, #11
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	e036      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	4a2a      	ldr	r2, [pc, #168]	; (80060e4 <USB_SetTurnaroundTime+0x130>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d906      	bls.n	800604c <USB_SetTurnaroundTime+0x98>
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	4a29      	ldr	r2, [pc, #164]	; (80060e8 <USB_SetTurnaroundTime+0x134>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d802      	bhi.n	800604c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006046:	230a      	movs	r3, #10
 8006048:	617b      	str	r3, [r7, #20]
 800604a:	e02b      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4a26      	ldr	r2, [pc, #152]	; (80060e8 <USB_SetTurnaroundTime+0x134>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d906      	bls.n	8006062 <USB_SetTurnaroundTime+0xae>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4a25      	ldr	r2, [pc, #148]	; (80060ec <USB_SetTurnaroundTime+0x138>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d202      	bcs.n	8006062 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800605c:	2309      	movs	r3, #9
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	e020      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	4a21      	ldr	r2, [pc, #132]	; (80060ec <USB_SetTurnaroundTime+0x138>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d306      	bcc.n	8006078 <USB_SetTurnaroundTime+0xc4>
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	4a20      	ldr	r2, [pc, #128]	; (80060f0 <USB_SetTurnaroundTime+0x13c>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d802      	bhi.n	8006078 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006072:	2308      	movs	r3, #8
 8006074:	617b      	str	r3, [r7, #20]
 8006076:	e015      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4a1d      	ldr	r2, [pc, #116]	; (80060f0 <USB_SetTurnaroundTime+0x13c>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d906      	bls.n	800608e <USB_SetTurnaroundTime+0xda>
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4a1c      	ldr	r2, [pc, #112]	; (80060f4 <USB_SetTurnaroundTime+0x140>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d202      	bcs.n	800608e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006088:	2307      	movs	r3, #7
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e00a      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800608e:	2306      	movs	r3, #6
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	e007      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006094:	79fb      	ldrb	r3, [r7, #7]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d102      	bne.n	80060a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800609a:	2309      	movs	r3, #9
 800609c:	617b      	str	r3, [r7, #20]
 800609e:	e001      	b.n	80060a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060a0:	2309      	movs	r3, #9
 80060a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	68da      	ldr	r2, [r3, #12]
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	029b      	lsls	r3, r3, #10
 80060b8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80060bc:	431a      	orrs	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	371c      	adds	r7, #28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr
 80060d0:	00d8acbf 	.word	0x00d8acbf
 80060d4:	00e4e1c0 	.word	0x00e4e1c0
 80060d8:	00f42400 	.word	0x00f42400
 80060dc:	01067380 	.word	0x01067380
 80060e0:	011a499f 	.word	0x011a499f
 80060e4:	01312cff 	.word	0x01312cff
 80060e8:	014ca43f 	.word	0x014ca43f
 80060ec:	016e3600 	.word	0x016e3600
 80060f0:	01a6ab1f 	.word	0x01a6ab1f
 80060f4:	01e84800 	.word	0x01e84800

080060f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f043 0201 	orr.w	r2, r3, #1
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f023 0201 	bic.w	r2, r3, #1
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006158:	78fb      	ldrb	r3, [r7, #3]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d115      	bne.n	800618a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800616a:	2001      	movs	r0, #1
 800616c:	f7fc f82c 	bl	80021c8 <HAL_Delay>
      ms++;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	3301      	adds	r3, #1
 8006174:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f001 fa4b 	bl	8007612 <USB_GetMode>
 800617c:	4603      	mov	r3, r0
 800617e:	2b01      	cmp	r3, #1
 8006180:	d01e      	beq.n	80061c0 <USB_SetCurrentMode+0x84>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2b31      	cmp	r3, #49	; 0x31
 8006186:	d9f0      	bls.n	800616a <USB_SetCurrentMode+0x2e>
 8006188:	e01a      	b.n	80061c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d115      	bne.n	80061bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800619c:	2001      	movs	r0, #1
 800619e:	f7fc f813 	bl	80021c8 <HAL_Delay>
      ms++;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3301      	adds	r3, #1
 80061a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f001 fa32 	bl	8007612 <USB_GetMode>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <USB_SetCurrentMode+0x84>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b31      	cmp	r3, #49	; 0x31
 80061b8:	d9f0      	bls.n	800619c <USB_SetCurrentMode+0x60>
 80061ba:	e001      	b.n	80061c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e005      	b.n	80061cc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2b32      	cmp	r3, #50	; 0x32
 80061c4:	d101      	bne.n	80061ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e000      	b.n	80061cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061d4:	b084      	sub	sp, #16
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b086      	sub	sp, #24
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
 80061de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80061e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061ee:	2300      	movs	r3, #0
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	e009      	b.n	8006208 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	3340      	adds	r3, #64	; 0x40
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	4413      	add	r3, r2
 80061fe:	2200      	movs	r2, #0
 8006200:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	3301      	adds	r3, #1
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	2b0e      	cmp	r3, #14
 800620c:	d9f2      	bls.n	80061f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800620e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006210:	2b00      	cmp	r3, #0
 8006212:	d11c      	bne.n	800624e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006222:	f043 0302 	orr.w	r3, r3, #2
 8006226:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	601a      	str	r2, [r3, #0]
 800624c:	e005      	b.n	800625a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006252:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006260:	461a      	mov	r2, r3
 8006262:	2300      	movs	r3, #0
 8006264:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800626c:	4619      	mov	r1, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006274:	461a      	mov	r2, r3
 8006276:	680b      	ldr	r3, [r1, #0]
 8006278:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627c:	2b01      	cmp	r3, #1
 800627e:	d10c      	bne.n	800629a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006282:	2b00      	cmp	r3, #0
 8006284:	d104      	bne.n	8006290 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006286:	2100      	movs	r1, #0
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f965 	bl	8006558 <USB_SetDevSpeed>
 800628e:	e008      	b.n	80062a2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006290:	2101      	movs	r1, #1
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f960 	bl	8006558 <USB_SetDevSpeed>
 8006298:	e003      	b.n	80062a2 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800629a:	2103      	movs	r1, #3
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 f95b 	bl	8006558 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062a2:	2110      	movs	r1, #16
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f8f3 	bl	8006490 <USB_FlushTxFifo>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f91f 	bl	80064f8 <USB_FlushRxFifo>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ca:	461a      	mov	r2, r3
 80062cc:	2300      	movs	r3, #0
 80062ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062d6:	461a      	mov	r2, r3
 80062d8:	2300      	movs	r3, #0
 80062da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e2:	461a      	mov	r2, r3
 80062e4:	2300      	movs	r3, #0
 80062e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062e8:	2300      	movs	r3, #0
 80062ea:	613b      	str	r3, [r7, #16]
 80062ec:	e043      	b.n	8006376 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	015a      	lsls	r2, r3, #5
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006300:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006304:	d118      	bne.n	8006338 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	4413      	add	r3, r2
 8006314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006318:	461a      	mov	r2, r3
 800631a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800631e:	6013      	str	r3, [r2, #0]
 8006320:	e013      	b.n	800634a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800632e:	461a      	mov	r2, r3
 8006330:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006334:	6013      	str	r3, [r2, #0]
 8006336:	e008      	b.n	800634a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	015a      	lsls	r2, r3, #5
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4413      	add	r3, r2
 8006340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006344:	461a      	mov	r2, r3
 8006346:	2300      	movs	r3, #0
 8006348:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4413      	add	r3, r2
 8006352:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006356:	461a      	mov	r2, r3
 8006358:	2300      	movs	r3, #0
 800635a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006368:	461a      	mov	r2, r3
 800636a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800636e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	3301      	adds	r3, #1
 8006374:	613b      	str	r3, [r7, #16]
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	429a      	cmp	r2, r3
 800637c:	d3b7      	bcc.n	80062ee <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800637e:	2300      	movs	r3, #0
 8006380:	613b      	str	r3, [r7, #16]
 8006382:	e043      	b.n	800640c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	4413      	add	r3, r2
 800638c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006396:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800639a:	d118      	bne.n	80063ce <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10a      	bne.n	80063b8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	015a      	lsls	r2, r3, #5
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	4413      	add	r3, r2
 80063aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ae:	461a      	mov	r2, r3
 80063b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	e013      	b.n	80063e0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063c4:	461a      	mov	r2, r3
 80063c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	e008      	b.n	80063e0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063da:	461a      	mov	r2, r3
 80063dc:	2300      	movs	r3, #0
 80063de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	015a      	lsls	r2, r3, #5
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4413      	add	r3, r2
 80063e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ec:	461a      	mov	r2, r3
 80063ee:	2300      	movs	r3, #0
 80063f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063fe:	461a      	mov	r2, r3
 8006400:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006404:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	3301      	adds	r3, #1
 800640a:	613b      	str	r3, [r7, #16]
 800640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	429a      	cmp	r2, r3
 8006412:	d3b7      	bcc.n	8006384 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006422:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006426:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006434:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006438:	2b00      	cmp	r3, #0
 800643a:	d105      	bne.n	8006448 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	f043 0210 	orr.w	r2, r3, #16
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	699a      	ldr	r2, [r3, #24]
 800644c:	4b0e      	ldr	r3, [pc, #56]	; (8006488 <USB_DevInit+0x2b4>)
 800644e:	4313      	orrs	r3, r2
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f043 0208 	orr.w	r2, r3, #8
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006466:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006468:	2b01      	cmp	r3, #1
 800646a:	d105      	bne.n	8006478 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699a      	ldr	r2, [r3, #24]
 8006470:	4b06      	ldr	r3, [pc, #24]	; (800648c <USB_DevInit+0x2b8>)
 8006472:	4313      	orrs	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006478:	7dfb      	ldrb	r3, [r7, #23]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006484:	b004      	add	sp, #16
 8006486:	4770      	bx	lr
 8006488:	803c3800 	.word	0x803c3800
 800648c:	40000004 	.word	0x40000004

08006490 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800649a:	2300      	movs	r3, #0
 800649c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	3301      	adds	r3, #1
 80064a2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	4a13      	ldr	r2, [pc, #76]	; (80064f4 <USB_FlushTxFifo+0x64>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d901      	bls.n	80064b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e01b      	b.n	80064e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	daf2      	bge.n	800649e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064b8:	2300      	movs	r3, #0
 80064ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	019b      	lsls	r3, r3, #6
 80064c0:	f043 0220 	orr.w	r2, r3, #32
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3301      	adds	r3, #1
 80064cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	4a08      	ldr	r2, [pc, #32]	; (80064f4 <USB_FlushTxFifo+0x64>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d901      	bls.n	80064da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e006      	b.n	80064e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b20      	cmp	r3, #32
 80064e4:	d0f0      	beq.n	80064c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3714      	adds	r7, #20
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr
 80064f4:	00030d40 	.word	0x00030d40

080064f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006500:	2300      	movs	r3, #0
 8006502:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	3301      	adds	r3, #1
 8006508:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4a11      	ldr	r2, [pc, #68]	; (8006554 <USB_FlushRxFifo+0x5c>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d901      	bls.n	8006516 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e018      	b.n	8006548 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	daf2      	bge.n	8006504 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2210      	movs	r2, #16
 8006526:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	3301      	adds	r3, #1
 800652c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	4a08      	ldr	r2, [pc, #32]	; (8006554 <USB_FlushRxFifo+0x5c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d901      	bls.n	800653a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e006      	b.n	8006548 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	f003 0310 	and.w	r3, r3, #16
 8006542:	2b10      	cmp	r3, #16
 8006544:	d0f0      	beq.n	8006528 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	00030d40 	.word	0x00030d40

08006558 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	460b      	mov	r3, r1
 8006562:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	78fb      	ldrb	r3, [r7, #3]
 8006572:	68f9      	ldr	r1, [r7, #12]
 8006574:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006578:	4313      	orrs	r3, r2
 800657a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3714      	adds	r7, #20
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800658a:	b480      	push	{r7}
 800658c:	b087      	sub	sp, #28
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 0306 	and.w	r3, r3, #6
 80065a2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d102      	bne.n	80065b0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065aa:	2300      	movs	r3, #0
 80065ac:	75fb      	strb	r3, [r7, #23]
 80065ae:	e00a      	b.n	80065c6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d002      	beq.n	80065bc <USB_GetDevSpeed+0x32>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2b06      	cmp	r3, #6
 80065ba:	d102      	bne.n	80065c2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065bc:	2302      	movs	r3, #2
 80065be:	75fb      	strb	r3, [r7, #23]
 80065c0:	e001      	b.n	80065c6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80065c2:	230f      	movs	r3, #15
 80065c4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80065c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	371c      	adds	r7, #28
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	785b      	ldrb	r3, [r3, #1]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d139      	bne.n	8006664 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065f6:	69da      	ldr	r2, [r3, #28]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	f003 030f 	and.w	r3, r3, #15
 8006600:	2101      	movs	r1, #1
 8006602:	fa01 f303 	lsl.w	r3, r1, r3
 8006606:	b29b      	uxth	r3, r3
 8006608:	68f9      	ldr	r1, [r7, #12]
 800660a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800660e:	4313      	orrs	r3, r2
 8006610:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	015a      	lsls	r2, r3, #5
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	4413      	add	r3, r2
 800661a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d153      	bne.n	80066d0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	015a      	lsls	r2, r3, #5
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	4413      	add	r3, r2
 8006630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	791b      	ldrb	r3, [r3, #4]
 8006642:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006644:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	059b      	lsls	r3, r3, #22
 800664a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800664c:	431a      	orrs	r2, r3
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	0159      	lsls	r1, r3, #5
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	440b      	add	r3, r1
 8006656:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800665a:	4619      	mov	r1, r3
 800665c:	4b20      	ldr	r3, [pc, #128]	; (80066e0 <USB_ActivateEndpoint+0x10c>)
 800665e:	4313      	orrs	r3, r2
 8006660:	600b      	str	r3, [r1, #0]
 8006662:	e035      	b.n	80066d0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	f003 030f 	and.w	r3, r3, #15
 8006674:	2101      	movs	r1, #1
 8006676:	fa01 f303 	lsl.w	r3, r1, r3
 800667a:	041b      	lsls	r3, r3, #16
 800667c:	68f9      	ldr	r1, [r7, #12]
 800667e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006682:	4313      	orrs	r3, r2
 8006684:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	015a      	lsls	r2, r3, #5
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	4413      	add	r3, r2
 800668e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d119      	bne.n	80066d0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	791b      	ldrb	r3, [r3, #4]
 80066b6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066b8:	430b      	orrs	r3, r1
 80066ba:	431a      	orrs	r2, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	0159      	lsls	r1, r3, #5
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	440b      	add	r3, r1
 80066c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066c8:	4619      	mov	r1, r3
 80066ca:	4b05      	ldr	r3, [pc, #20]	; (80066e0 <USB_ActivateEndpoint+0x10c>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	10008000 	.word	0x10008000

080066e4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	785b      	ldrb	r3, [r3, #1]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d161      	bne.n	80067c4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006712:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006716:	d11f      	bne.n	8006758 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	0151      	lsls	r1, r2, #5
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	440a      	add	r2, r1
 800672e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006732:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006736:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	015a      	lsls	r2, r3, #5
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4413      	add	r3, r2
 8006740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68ba      	ldr	r2, [r7, #8]
 8006748:	0151      	lsls	r1, r2, #5
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	440a      	add	r2, r1
 800674e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006752:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006756:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800675e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	f003 030f 	and.w	r3, r3, #15
 8006768:	2101      	movs	r1, #1
 800676a:	fa01 f303 	lsl.w	r3, r1, r3
 800676e:	b29b      	uxth	r3, r3
 8006770:	43db      	mvns	r3, r3
 8006772:	68f9      	ldr	r1, [r7, #12]
 8006774:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006778:	4013      	ands	r3, r2
 800677a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006782:	69da      	ldr	r2, [r3, #28]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	f003 030f 	and.w	r3, r3, #15
 800678c:	2101      	movs	r1, #1
 800678e:	fa01 f303 	lsl.w	r3, r1, r3
 8006792:	b29b      	uxth	r3, r3
 8006794:	43db      	mvns	r3, r3
 8006796:	68f9      	ldr	r1, [r7, #12]
 8006798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800679c:	4013      	ands	r3, r2
 800679e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	0159      	lsls	r1, r3, #5
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	440b      	add	r3, r1
 80067b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067ba:	4619      	mov	r1, r3
 80067bc:	4b35      	ldr	r3, [pc, #212]	; (8006894 <USB_DeactivateEndpoint+0x1b0>)
 80067be:	4013      	ands	r3, r2
 80067c0:	600b      	str	r3, [r1, #0]
 80067c2:	e060      	b.n	8006886 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067da:	d11f      	bne.n	800681c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	0151      	lsls	r1, r2, #5
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	440a      	add	r2, r1
 80067f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80067fa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	015a      	lsls	r2, r3, #5
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	4413      	add	r3, r2
 8006804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	0151      	lsls	r1, r2, #5
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	440a      	add	r2, r1
 8006812:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006816:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800681a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	f003 030f 	and.w	r3, r3, #15
 800682c:	2101      	movs	r1, #1
 800682e:	fa01 f303 	lsl.w	r3, r1, r3
 8006832:	041b      	lsls	r3, r3, #16
 8006834:	43db      	mvns	r3, r3
 8006836:	68f9      	ldr	r1, [r7, #12]
 8006838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800683c:	4013      	ands	r3, r2
 800683e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006846:	69da      	ldr	r2, [r3, #28]
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	f003 030f 	and.w	r3, r3, #15
 8006850:	2101      	movs	r1, #1
 8006852:	fa01 f303 	lsl.w	r3, r1, r3
 8006856:	041b      	lsls	r3, r3, #16
 8006858:	43db      	mvns	r3, r3
 800685a:	68f9      	ldr	r1, [r7, #12]
 800685c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006860:	4013      	ands	r3, r2
 8006862:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4413      	add	r3, r2
 800686c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	0159      	lsls	r1, r3, #5
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	440b      	add	r3, r1
 800687a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800687e:	4619      	mov	r1, r3
 8006880:	4b05      	ldr	r3, [pc, #20]	; (8006898 <USB_DeactivateEndpoint+0x1b4>)
 8006882:	4013      	ands	r3, r2
 8006884:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3714      	adds	r7, #20
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	ec337800 	.word	0xec337800
 8006898:	eff37800 	.word	0xeff37800

0800689c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b08a      	sub	sp, #40	; 0x28
 80068a0:	af02      	add	r7, sp, #8
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	4613      	mov	r3, r2
 80068a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	785b      	ldrb	r3, [r3, #1]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	f040 8163 	bne.w	8006b84 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d132      	bne.n	800692c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	015a      	lsls	r2, r3, #5
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	4413      	add	r3, r2
 80068ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d2:	691a      	ldr	r2, [r3, #16]
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	0159      	lsls	r1, r3, #5
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	440b      	add	r3, r1
 80068dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068e0:	4619      	mov	r1, r3
 80068e2:	4ba5      	ldr	r3, [pc, #660]	; (8006b78 <USB_EPStartXfer+0x2dc>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	0151      	lsls	r1, r2, #5
 80068fa:	69fa      	ldr	r2, [r7, #28]
 80068fc:	440a      	add	r2, r1
 80068fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006902:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006906:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	015a      	lsls	r2, r3, #5
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	4413      	add	r3, r2
 8006910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006914:	691a      	ldr	r2, [r3, #16]
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	0159      	lsls	r1, r3, #5
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	440b      	add	r3, r1
 800691e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006922:	4619      	mov	r1, r3
 8006924:	4b95      	ldr	r3, [pc, #596]	; (8006b7c <USB_EPStartXfer+0x2e0>)
 8006926:	4013      	ands	r3, r2
 8006928:	610b      	str	r3, [r1, #16]
 800692a:	e074      	b.n	8006a16 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	015a      	lsls	r2, r3, #5
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	4413      	add	r3, r2
 8006934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006938:	691a      	ldr	r2, [r3, #16]
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	0159      	lsls	r1, r3, #5
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	440b      	add	r3, r1
 8006942:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006946:	4619      	mov	r1, r3
 8006948:	4b8c      	ldr	r3, [pc, #560]	; (8006b7c <USB_EPStartXfer+0x2e0>)
 800694a:	4013      	ands	r3, r2
 800694c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800695a:	691a      	ldr	r2, [r3, #16]
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	0159      	lsls	r1, r3, #5
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	440b      	add	r3, r1
 8006964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006968:	4619      	mov	r1, r3
 800696a:	4b83      	ldr	r3, [pc, #524]	; (8006b78 <USB_EPStartXfer+0x2dc>)
 800696c:	4013      	ands	r3, r2
 800696e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	4413      	add	r3, r2
 8006978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800697c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	6999      	ldr	r1, [r3, #24]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	440b      	add	r3, r1
 8006988:	1e59      	subs	r1, r3, #1
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006992:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006994:	4b7a      	ldr	r3, [pc, #488]	; (8006b80 <USB_EPStartXfer+0x2e4>)
 8006996:	400b      	ands	r3, r1
 8006998:	69b9      	ldr	r1, [r7, #24]
 800699a:	0148      	lsls	r0, r1, #5
 800699c:	69f9      	ldr	r1, [r7, #28]
 800699e:	4401      	add	r1, r0
 80069a0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069a4:	4313      	orrs	r3, r2
 80069a6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	015a      	lsls	r2, r3, #5
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	4413      	add	r3, r2
 80069b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069b4:	691a      	ldr	r2, [r3, #16]
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069be:	69b9      	ldr	r1, [r7, #24]
 80069c0:	0148      	lsls	r0, r1, #5
 80069c2:	69f9      	ldr	r1, [r7, #28]
 80069c4:	4401      	add	r1, r0
 80069c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069ca:	4313      	orrs	r3, r2
 80069cc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	791b      	ldrb	r3, [r3, #4]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d11f      	bne.n	8006a16 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	69ba      	ldr	r2, [r7, #24]
 80069e6:	0151      	lsls	r1, r2, #5
 80069e8:	69fa      	ldr	r2, [r7, #28]
 80069ea:	440a      	add	r2, r1
 80069ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069f0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80069f4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	015a      	lsls	r2, r3, #5
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	4413      	add	r3, r2
 80069fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	0151      	lsls	r1, r2, #5
 8006a08:	69fa      	ldr	r2, [r7, #28]
 8006a0a:	440a      	add	r2, r1
 8006a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a14:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a16:	79fb      	ldrb	r3, [r7, #7]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d14b      	bne.n	8006ab4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d009      	beq.n	8006a38 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a30:	461a      	mov	r2, r3
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	791b      	ldrb	r3, [r3, #4]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d128      	bne.n	8006a92 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d110      	bne.n	8006a72 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	0151      	lsls	r1, r2, #5
 8006a62:	69fa      	ldr	r2, [r7, #28]
 8006a64:	440a      	add	r2, r1
 8006a66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a6e:	6013      	str	r3, [r2, #0]
 8006a70:	e00f      	b.n	8006a92 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	015a      	lsls	r2, r3, #5
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	4413      	add	r3, r2
 8006a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	0151      	lsls	r1, r2, #5
 8006a84:	69fa      	ldr	r2, [r7, #28]
 8006a86:	440a      	add	r2, r1
 8006a88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a90:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	015a      	lsls	r2, r3, #5
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	4413      	add	r3, r2
 8006a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	0151      	lsls	r1, r2, #5
 8006aa4:	69fa      	ldr	r2, [r7, #28]
 8006aa6:	440a      	add	r2, r1
 8006aa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ab0:	6013      	str	r3, [r2, #0]
 8006ab2:	e137      	b.n	8006d24 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	015a      	lsls	r2, r3, #5
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	4413      	add	r3, r2
 8006abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	69ba      	ldr	r2, [r7, #24]
 8006ac4:	0151      	lsls	r1, r2, #5
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	440a      	add	r2, r1
 8006aca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ace:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ad2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	791b      	ldrb	r3, [r3, #4]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d015      	beq.n	8006b08 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 811f 	beq.w	8006d24 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	2101      	movs	r1, #1
 8006af8:	fa01 f303 	lsl.w	r3, r1, r3
 8006afc:	69f9      	ldr	r1, [r7, #28]
 8006afe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b02:	4313      	orrs	r3, r2
 8006b04:	634b      	str	r3, [r1, #52]	; 0x34
 8006b06:	e10d      	b.n	8006d24 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d110      	bne.n	8006b3a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	015a      	lsls	r2, r3, #5
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	4413      	add	r3, r2
 8006b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	69ba      	ldr	r2, [r7, #24]
 8006b28:	0151      	lsls	r1, r2, #5
 8006b2a:	69fa      	ldr	r2, [r7, #28]
 8006b2c:	440a      	add	r2, r1
 8006b2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b32:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	e00f      	b.n	8006b5a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	015a      	lsls	r2, r3, #5
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	4413      	add	r3, r2
 8006b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	0151      	lsls	r1, r2, #5
 8006b4c:	69fa      	ldr	r2, [r7, #28]
 8006b4e:	440a      	add	r2, r1
 8006b50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b58:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	6919      	ldr	r1, [r3, #16]
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	781a      	ldrb	r2, [r3, #0]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	b298      	uxth	r0, r3
 8006b68:	79fb      	ldrb	r3, [r7, #7]
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f000 faea 	bl	8007148 <USB_WritePacket>
 8006b74:	e0d6      	b.n	8006d24 <USB_EPStartXfer+0x488>
 8006b76:	bf00      	nop
 8006b78:	e007ffff 	.word	0xe007ffff
 8006b7c:	fff80000 	.word	0xfff80000
 8006b80:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b90:	691a      	ldr	r2, [r3, #16]
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	0159      	lsls	r1, r3, #5
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	440b      	add	r3, r1
 8006b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	4b63      	ldr	r3, [pc, #396]	; (8006d30 <USB_EPStartXfer+0x494>)
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb2:	691a      	ldr	r2, [r3, #16]
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	0159      	lsls	r1, r3, #5
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	440b      	add	r3, r1
 8006bbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	4b5c      	ldr	r3, [pc, #368]	; (8006d34 <USB_EPStartXfer+0x498>)
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d123      	bne.n	8006c18 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bdc:	691a      	ldr	r2, [r3, #16]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006be6:	69b9      	ldr	r1, [r7, #24]
 8006be8:	0148      	lsls	r0, r1, #5
 8006bea:	69f9      	ldr	r1, [r7, #28]
 8006bec:	4401      	add	r1, r0
 8006bee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	0151      	lsls	r1, r2, #5
 8006c08:	69fa      	ldr	r2, [r7, #28]
 8006c0a:	440a      	add	r2, r1
 8006c0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c14:	6113      	str	r3, [r2, #16]
 8006c16:	e037      	b.n	8006c88 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	699a      	ldr	r2, [r3, #24]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	4413      	add	r3, r2
 8006c22:	1e5a      	subs	r2, r3, #1
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	8afa      	ldrh	r2, [r7, #22]
 8006c34:	fb03 f202 	mul.w	r2, r3, r2
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c48:	691a      	ldr	r2, [r3, #16]
 8006c4a:	8afb      	ldrh	r3, [r7, #22]
 8006c4c:	04d9      	lsls	r1, r3, #19
 8006c4e:	4b3a      	ldr	r3, [pc, #232]	; (8006d38 <USB_EPStartXfer+0x49c>)
 8006c50:	400b      	ands	r3, r1
 8006c52:	69b9      	ldr	r1, [r7, #24]
 8006c54:	0148      	lsls	r0, r1, #5
 8006c56:	69f9      	ldr	r1, [r7, #28]
 8006c58:	4401      	add	r1, r0
 8006c5a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	015a      	lsls	r2, r3, #5
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	4413      	add	r3, r2
 8006c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c6e:	691a      	ldr	r2, [r3, #16]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	69db      	ldr	r3, [r3, #28]
 8006c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c78:	69b9      	ldr	r1, [r7, #24]
 8006c7a:	0148      	lsls	r0, r1, #5
 8006c7c:	69f9      	ldr	r1, [r7, #28]
 8006c7e:	4401      	add	r1, r0
 8006c80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c84:	4313      	orrs	r3, r2
 8006c86:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c88:	79fb      	ldrb	r3, [r7, #7]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d10d      	bne.n	8006caa <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d009      	beq.n	8006caa <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	6919      	ldr	r1, [r3, #16]
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca6:	460a      	mov	r2, r1
 8006ca8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	791b      	ldrb	r3, [r3, #4]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d128      	bne.n	8006d04 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d110      	bne.n	8006ce4 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	015a      	lsls	r2, r3, #5
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	4413      	add	r3, r2
 8006cca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	69ba      	ldr	r2, [r7, #24]
 8006cd2:	0151      	lsls	r1, r2, #5
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	440a      	add	r2, r1
 8006cd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cdc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	e00f      	b.n	8006d04 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69ba      	ldr	r2, [r7, #24]
 8006cf4:	0151      	lsls	r1, r2, #5
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	440a      	add	r2, r1
 8006cfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d02:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	69ba      	ldr	r2, [r7, #24]
 8006d14:	0151      	lsls	r1, r2, #5
 8006d16:	69fa      	ldr	r2, [r7, #28]
 8006d18:	440a      	add	r2, r1
 8006d1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3720      	adds	r7, #32
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	fff80000 	.word	0xfff80000
 8006d34:	e007ffff 	.word	0xe007ffff
 8006d38:	1ff80000 	.word	0x1ff80000

08006d3c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	4613      	mov	r3, r2
 8006d48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	785b      	ldrb	r3, [r3, #1]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	f040 80ce 	bne.w	8006efa <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d132      	bne.n	8006dcc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	015a      	lsls	r2, r3, #5
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d72:	691a      	ldr	r2, [r3, #16]
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	0159      	lsls	r1, r3, #5
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	440b      	add	r3, r1
 8006d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d80:	4619      	mov	r1, r3
 8006d82:	4b9a      	ldr	r3, [pc, #616]	; (8006fec <USB_EP0StartXfer+0x2b0>)
 8006d84:	4013      	ands	r3, r2
 8006d86:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	0151      	lsls	r1, r2, #5
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	440a      	add	r2, r1
 8006d9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006da2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006da6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006db4:	691a      	ldr	r2, [r3, #16]
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	0159      	lsls	r1, r3, #5
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	440b      	add	r3, r1
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	4b8a      	ldr	r3, [pc, #552]	; (8006ff0 <USB_EP0StartXfer+0x2b4>)
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	610b      	str	r3, [r1, #16]
 8006dca:	e04e      	b.n	8006e6a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd8:	691a      	ldr	r2, [r3, #16]
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	0159      	lsls	r1, r3, #5
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	440b      	add	r3, r1
 8006de2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de6:	4619      	mov	r1, r3
 8006de8:	4b81      	ldr	r3, [pc, #516]	; (8006ff0 <USB_EP0StartXfer+0x2b4>)
 8006dea:	4013      	ands	r3, r2
 8006dec:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	015a      	lsls	r2, r3, #5
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	4413      	add	r3, r2
 8006df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dfa:	691a      	ldr	r2, [r3, #16]
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	0159      	lsls	r1, r3, #5
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	440b      	add	r3, r1
 8006e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4b78      	ldr	r3, [pc, #480]	; (8006fec <USB_EP0StartXfer+0x2b0>)
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	699a      	ldr	r2, [r3, #24]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d903      	bls.n	8006e24 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	0151      	lsls	r1, r2, #5
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	440a      	add	r2, r1
 8006e3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	015a      	lsls	r2, r3, #5
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e50:	691a      	ldr	r2, [r3, #16]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e5a:	6939      	ldr	r1, [r7, #16]
 8006e5c:	0148      	lsls	r0, r1, #5
 8006e5e:	6979      	ldr	r1, [r7, #20]
 8006e60:	4401      	add	r1, r0
 8006e62:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e66:	4313      	orrs	r3, r2
 8006e68:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006e6a:	79fb      	ldrb	r3, [r7, #7]
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d11e      	bne.n	8006eae <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d009      	beq.n	8006e8c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e84:	461a      	mov	r2, r3
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	693a      	ldr	r2, [r7, #16]
 8006e9c:	0151      	lsls	r1, r2, #5
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	440a      	add	r2, r1
 8006ea2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ea6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	e097      	b.n	8006fde <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	015a      	lsls	r2, r3, #5
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	0151      	lsls	r1, r2, #5
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	440a      	add	r2, r1
 8006ec4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ec8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ecc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 8083 	beq.w	8006fde <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ede:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	f003 030f 	and.w	r3, r3, #15
 8006ee8:	2101      	movs	r1, #1
 8006eea:	fa01 f303 	lsl.w	r3, r1, r3
 8006eee:	6979      	ldr	r1, [r7, #20]
 8006ef0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	634b      	str	r3, [r1, #52]	; 0x34
 8006ef8:	e071      	b.n	8006fde <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f06:	691a      	ldr	r2, [r3, #16]
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	0159      	lsls	r1, r3, #5
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	440b      	add	r3, r1
 8006f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f14:	4619      	mov	r1, r3
 8006f16:	4b36      	ldr	r3, [pc, #216]	; (8006ff0 <USB_EP0StartXfer+0x2b4>)
 8006f18:	4013      	ands	r3, r2
 8006f1a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	015a      	lsls	r2, r3, #5
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	4413      	add	r3, r2
 8006f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f28:	691a      	ldr	r2, [r3, #16]
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	0159      	lsls	r1, r3, #5
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	440b      	add	r3, r1
 8006f32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f36:	4619      	mov	r1, r3
 8006f38:	4b2c      	ldr	r3, [pc, #176]	; (8006fec <USB_EP0StartXfer+0x2b0>)
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	68da      	ldr	r2, [r3, #12]
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	68da      	ldr	r2, [r3, #12]
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	015a      	lsls	r2, r3, #5
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	4413      	add	r3, r2
 8006f5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	693a      	ldr	r2, [r7, #16]
 8006f66:	0151      	lsls	r1, r2, #5
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	440a      	add	r2, r1
 8006f6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	015a      	lsls	r2, r3, #5
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	69db      	ldr	r3, [r3, #28]
 8006f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f8c:	6939      	ldr	r1, [r7, #16]
 8006f8e:	0148      	lsls	r0, r1, #5
 8006f90:	6979      	ldr	r1, [r7, #20]
 8006f92:	4401      	add	r1, r0
 8006f94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006f9c:	79fb      	ldrb	r3, [r7, #7]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d10d      	bne.n	8006fbe <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d009      	beq.n	8006fbe <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	6919      	ldr	r1, [r3, #16]
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	015a      	lsls	r2, r3, #5
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fba:	460a      	mov	r2, r1
 8006fbc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	015a      	lsls	r2, r3, #5
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	0151      	lsls	r1, r2, #5
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	440a      	add	r2, r1
 8006fd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006fdc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	371c      	adds	r7, #28
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr
 8006fec:	e007ffff 	.word	0xe007ffff
 8006ff0:	fff80000 	.word	0xfff80000

08006ff4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b087      	sub	sp, #28
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ffe:	2300      	movs	r3, #0
 8007000:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	785b      	ldrb	r3, [r3, #1]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d14a      	bne.n	80070a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	015a      	lsls	r2, r3, #5
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	4413      	add	r3, r2
 800701c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007026:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800702a:	f040 8086 	bne.w	800713a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	7812      	ldrb	r2, [r2, #0]
 8007042:	0151      	lsls	r1, r2, #5
 8007044:	693a      	ldr	r2, [r7, #16]
 8007046:	440a      	add	r2, r1
 8007048:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800704c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007050:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	4413      	add	r3, r2
 800705c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	7812      	ldrb	r2, [r2, #0]
 8007066:	0151      	lsls	r1, r2, #5
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	440a      	add	r2, r1
 800706c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007070:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007074:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	3301      	adds	r3, #1
 800707a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f242 7210 	movw	r2, #10000	; 0x2710
 8007082:	4293      	cmp	r3, r2
 8007084:	d902      	bls.n	800708c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	75fb      	strb	r3, [r7, #23]
          break;
 800708a:	e056      	b.n	800713a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070a4:	d0e7      	beq.n	8007076 <USB_EPStopXfer+0x82>
 80070a6:	e048      	b.n	800713a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	015a      	lsls	r2, r3, #5
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	4413      	add	r3, r2
 80070b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070c0:	d13b      	bne.n	800713a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	015a      	lsls	r2, r3, #5
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	4413      	add	r3, r2
 80070cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	683a      	ldr	r2, [r7, #0]
 80070d4:	7812      	ldrb	r2, [r2, #0]
 80070d6:	0151      	lsls	r1, r2, #5
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	440a      	add	r2, r1
 80070dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	015a      	lsls	r2, r3, #5
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	4413      	add	r3, r2
 80070f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	7812      	ldrb	r2, [r2, #0]
 80070fa:	0151      	lsls	r1, r2, #5
 80070fc:	693a      	ldr	r2, [r7, #16]
 80070fe:	440a      	add	r2, r1
 8007100:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007104:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007108:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	3301      	adds	r3, #1
 800710e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f242 7210 	movw	r2, #10000	; 0x2710
 8007116:	4293      	cmp	r3, r2
 8007118:	d902      	bls.n	8007120 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	75fb      	strb	r3, [r7, #23]
          break;
 800711e:	e00c      	b.n	800713a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	015a      	lsls	r2, r3, #5
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	4413      	add	r3, r2
 800712a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007134:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007138:	d0e7      	beq.n	800710a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800713a:	7dfb      	ldrb	r3, [r7, #23]
}
 800713c:	4618      	mov	r0, r3
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007148:	b480      	push	{r7}
 800714a:	b089      	sub	sp, #36	; 0x24
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	4611      	mov	r1, r2
 8007154:	461a      	mov	r2, r3
 8007156:	460b      	mov	r3, r1
 8007158:	71fb      	strb	r3, [r7, #7]
 800715a:	4613      	mov	r3, r2
 800715c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007166:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800716a:	2b00      	cmp	r3, #0
 800716c:	d123      	bne.n	80071b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800716e:	88bb      	ldrh	r3, [r7, #4]
 8007170:	3303      	adds	r3, #3
 8007172:	089b      	lsrs	r3, r3, #2
 8007174:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007176:	2300      	movs	r3, #0
 8007178:	61bb      	str	r3, [r7, #24]
 800717a:	e018      	b.n	80071ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800717c:	79fb      	ldrb	r3, [r7, #7]
 800717e:	031a      	lsls	r2, r3, #12
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	4413      	add	r3, r2
 8007184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007188:	461a      	mov	r2, r3
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	3301      	adds	r3, #1
 8007194:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	3301      	adds	r3, #1
 800719a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	3301      	adds	r3, #1
 80071a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	3301      	adds	r3, #1
 80071a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	3301      	adds	r3, #1
 80071ac:	61bb      	str	r3, [r7, #24]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d3e2      	bcc.n	800717c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3724      	adds	r7, #36	; 0x24
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b08b      	sub	sp, #44	; 0x2c
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	4613      	mov	r3, r2
 80071d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80071da:	88fb      	ldrh	r3, [r7, #6]
 80071dc:	089b      	lsrs	r3, r3, #2
 80071de:	b29b      	uxth	r3, r3
 80071e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80071e2:	88fb      	ldrh	r3, [r7, #6]
 80071e4:	f003 0303 	and.w	r3, r3, #3
 80071e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80071ea:	2300      	movs	r3, #0
 80071ec:	623b      	str	r3, [r7, #32]
 80071ee:	e014      	b.n	800721a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80071fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fe:	3301      	adds	r3, #1
 8007200:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007204:	3301      	adds	r3, #1
 8007206:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720a:	3301      	adds	r3, #1
 800720c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800720e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007210:	3301      	adds	r3, #1
 8007212:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	3301      	adds	r3, #1
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	6a3a      	ldr	r2, [r7, #32]
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	429a      	cmp	r2, r3
 8007220:	d3e6      	bcc.n	80071f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007222:	8bfb      	ldrh	r3, [r7, #30]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d01e      	beq.n	8007266 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007232:	461a      	mov	r2, r3
 8007234:	f107 0310 	add.w	r3, r7, #16
 8007238:	6812      	ldr	r2, [r2, #0]
 800723a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	b2db      	uxtb	r3, r3
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	fa22 f303 	lsr.w	r3, r2, r3
 8007248:	b2da      	uxtb	r2, r3
 800724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724c:	701a      	strb	r2, [r3, #0]
      i++;
 800724e:	6a3b      	ldr	r3, [r7, #32]
 8007250:	3301      	adds	r3, #1
 8007252:	623b      	str	r3, [r7, #32]
      pDest++;
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	3301      	adds	r3, #1
 8007258:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800725a:	8bfb      	ldrh	r3, [r7, #30]
 800725c:	3b01      	subs	r3, #1
 800725e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007260:	8bfb      	ldrh	r3, [r7, #30]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1ea      	bne.n	800723c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007268:	4618      	mov	r0, r3
 800726a:	372c      	adds	r7, #44	; 0x2c
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	785b      	ldrb	r3, [r3, #1]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d12c      	bne.n	80072ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	015a      	lsls	r2, r3, #5
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	4413      	add	r3, r2
 8007298:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	db12      	blt.n	80072c8 <USB_EPSetStall+0x54>
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00f      	beq.n	80072c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	015a      	lsls	r2, r3, #5
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	0151      	lsls	r1, r2, #5
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	440a      	add	r2, r1
 80072be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80072c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	015a      	lsls	r2, r3, #5
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4413      	add	r3, r2
 80072d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	0151      	lsls	r1, r2, #5
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	440a      	add	r2, r1
 80072de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	e02b      	b.n	8007342 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	015a      	lsls	r2, r3, #5
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	4413      	add	r3, r2
 80072f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	db12      	blt.n	8007322 <USB_EPSetStall+0xae>
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00f      	beq.n	8007322 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	0151      	lsls	r1, r2, #5
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	440a      	add	r2, r1
 8007318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800731c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007320:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	015a      	lsls	r2, r3, #5
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	4413      	add	r3, r2
 800732a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	0151      	lsls	r1, r2, #5
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	440a      	add	r2, r1
 8007338:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800733c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007340:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	785b      	ldrb	r3, [r3, #1]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d128      	bne.n	80073be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	0151      	lsls	r1, r2, #5
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	440a      	add	r2, r1
 8007382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007386:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800738a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	791b      	ldrb	r3, [r3, #4]
 8007390:	2b03      	cmp	r3, #3
 8007392:	d003      	beq.n	800739c <USB_EPClearStall+0x4c>
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	791b      	ldrb	r3, [r3, #4]
 8007398:	2b02      	cmp	r3, #2
 800739a:	d138      	bne.n	800740e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	0151      	lsls	r1, r2, #5
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	440a      	add	r2, r1
 80073b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073ba:	6013      	str	r3, [r2, #0]
 80073bc:	e027      	b.n	800740e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	0151      	lsls	r1, r2, #5
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	440a      	add	r2, r1
 80073d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073d8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	791b      	ldrb	r3, [r3, #4]
 80073e2:	2b03      	cmp	r3, #3
 80073e4:	d003      	beq.n	80073ee <USB_EPClearStall+0x9e>
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	791b      	ldrb	r3, [r3, #4]
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d10f      	bne.n	800740e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	4413      	add	r3, r2
 80073f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	0151      	lsls	r1, r2, #5
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	440a      	add	r2, r1
 8007404:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800740c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800743a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800743e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	011b      	lsls	r3, r3, #4
 800744c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007450:	68f9      	ldr	r1, [r7, #12]
 8007452:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007456:	4313      	orrs	r3, r2
 8007458:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3714      	adds	r7, #20
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007482:	f023 0303 	bic.w	r3, r3, #3
 8007486:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007496:	f023 0302 	bic.w	r3, r3, #2
 800749a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3714      	adds	r7, #20
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr

080074aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b085      	sub	sp, #20
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074c4:	f023 0303 	bic.w	r3, r3, #3
 80074c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074d8:	f043 0302 	orr.w	r3, r3, #2
 80074dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3714      	adds	r7, #20
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	4013      	ands	r3, r2
 8007502:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007504:	68fb      	ldr	r3, [r7, #12]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3714      	adds	r7, #20
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr

08007512 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007512:	b480      	push	{r7}
 8007514:	b085      	sub	sp, #20
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	4013      	ands	r3, r2
 8007534:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	0c1b      	lsrs	r3, r3, #16
}
 800753a:	4618      	mov	r0, r3
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr

08007546 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007546:	b480      	push	{r7}
 8007548:	b085      	sub	sp, #20
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	68ba      	ldr	r2, [r7, #8]
 8007566:	4013      	ands	r3, r2
 8007568:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	b29b      	uxth	r3, r3
}
 800756e:	4618      	mov	r0, r3
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr

0800757a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800757a:	b480      	push	{r7}
 800757c:	b085      	sub	sp, #20
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
 8007582:	460b      	mov	r3, r1
 8007584:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800758a:	78fb      	ldrb	r3, [r7, #3]
 800758c:	015a      	lsls	r2, r3, #5
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4413      	add	r3, r2
 8007592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	4013      	ands	r3, r2
 80075a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075a8:	68bb      	ldr	r3, [r7, #8]
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b087      	sub	sp, #28
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	460b      	mov	r3, r1
 80075c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075da:	78fb      	ldrb	r3, [r7, #3]
 80075dc:	f003 030f 	and.w	r3, r3, #15
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	fa22 f303 	lsr.w	r3, r2, r3
 80075e6:	01db      	lsls	r3, r3, #7
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80075f0:	78fb      	ldrb	r3, [r7, #3]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	4013      	ands	r3, r2
 8007602:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007604:	68bb      	ldr	r3, [r7, #8]
}
 8007606:	4618      	mov	r0, r3
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	f003 0301 	and.w	r3, r3, #1
}
 8007622:	4618      	mov	r0, r3
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
	...

08007630 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800764a:	4619      	mov	r1, r3
 800764c:	4b09      	ldr	r3, [pc, #36]	; (8007674 <USB_ActivateSetup+0x44>)
 800764e:	4013      	ands	r3, r2
 8007650:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007664:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	fffff800 	.word	0xfffff800

08007678 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	460b      	mov	r3, r1
 8007682:	607a      	str	r2, [r7, #4]
 8007684:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	333c      	adds	r3, #60	; 0x3c
 800768e:	3304      	adds	r3, #4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4a26      	ldr	r2, [pc, #152]	; (8007730 <USB_EP0_OutStart+0xb8>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d90a      	bls.n	80076b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076ac:	d101      	bne.n	80076b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	e037      	b.n	8007722 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	461a      	mov	r2, r3
 80076ba:	2300      	movs	r3, #0
 80076bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076e0:	f043 0318 	orr.w	r3, r3, #24
 80076e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	697a      	ldr	r2, [r7, #20]
 80076f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80076f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80076fa:	7afb      	ldrb	r3, [r7, #11]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d10f      	bne.n	8007720 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007706:	461a      	mov	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800771a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800771e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	371c      	adds	r7, #28
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	4f54300a 	.word	0x4f54300a

08007734 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800773c:	2300      	movs	r3, #0
 800773e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	3301      	adds	r3, #1
 8007744:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	4a13      	ldr	r2, [pc, #76]	; (8007798 <USB_CoreReset+0x64>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d901      	bls.n	8007752 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e01b      	b.n	800778a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	2b00      	cmp	r3, #0
 8007758:	daf2      	bge.n	8007740 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800775a:	2300      	movs	r3, #0
 800775c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	f043 0201 	orr.w	r2, r3, #1
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3301      	adds	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4a09      	ldr	r2, [pc, #36]	; (8007798 <USB_CoreReset+0x64>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d901      	bls.n	800777c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e006      	b.n	800778a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b01      	cmp	r3, #1
 8007786:	d0f0      	beq.n	800776a <USB_CoreReset+0x36>

  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	00030d40 	.word	0x00030d40

0800779c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b084      	sub	sp, #16
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	460b      	mov	r3, r1
 80077a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80077a8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80077ac:	f005 fbbe 	bl	800cf2c <malloc>
 80077b0:	4603      	mov	r3, r0
 80077b2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d109      	bne.n	80077ce <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	32b0      	adds	r2, #176	; 0xb0
 80077c4:	2100      	movs	r1, #0
 80077c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80077ca:	2302      	movs	r3, #2
 80077cc:	e0d4      	b.n	8007978 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80077ce:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80077d2:	2100      	movs	r1, #0
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f005 fbc7 	bl	800cf68 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	32b0      	adds	r2, #176	; 0xb0
 80077e4:	68f9      	ldr	r1, [r7, #12]
 80077e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	32b0      	adds	r2, #176	; 0xb0
 80077f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	7c1b      	ldrb	r3, [r3, #16]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d138      	bne.n	8007878 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007806:	4b5e      	ldr	r3, [pc, #376]	; (8007980 <USBD_CDC_Init+0x1e4>)
 8007808:	7819      	ldrb	r1, [r3, #0]
 800780a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800780e:	2202      	movs	r2, #2
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f005 f9be 	bl	800cb92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007816:	4b5a      	ldr	r3, [pc, #360]	; (8007980 <USBD_CDC_Init+0x1e4>)
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	f003 020f 	and.w	r2, r3, #15
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	4613      	mov	r3, r2
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	4413      	add	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	440b      	add	r3, r1
 800782a:	3324      	adds	r3, #36	; 0x24
 800782c:	2201      	movs	r2, #1
 800782e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007830:	4b54      	ldr	r3, [pc, #336]	; (8007984 <USBD_CDC_Init+0x1e8>)
 8007832:	7819      	ldrb	r1, [r3, #0]
 8007834:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007838:	2202      	movs	r2, #2
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f005 f9a9 	bl	800cb92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007840:	4b50      	ldr	r3, [pc, #320]	; (8007984 <USBD_CDC_Init+0x1e8>)
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	f003 020f 	and.w	r2, r3, #15
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	4613      	mov	r3, r2
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4413      	add	r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	440b      	add	r3, r1
 8007854:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007858:	2201      	movs	r2, #1
 800785a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800785c:	4b4a      	ldr	r3, [pc, #296]	; (8007988 <USBD_CDC_Init+0x1ec>)
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	f003 020f 	and.w	r2, r3, #15
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	4613      	mov	r3, r2
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	4413      	add	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	440b      	add	r3, r1
 8007870:	3326      	adds	r3, #38	; 0x26
 8007872:	2210      	movs	r2, #16
 8007874:	801a      	strh	r2, [r3, #0]
 8007876:	e035      	b.n	80078e4 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007878:	4b41      	ldr	r3, [pc, #260]	; (8007980 <USBD_CDC_Init+0x1e4>)
 800787a:	7819      	ldrb	r1, [r3, #0]
 800787c:	2340      	movs	r3, #64	; 0x40
 800787e:	2202      	movs	r2, #2
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f005 f986 	bl	800cb92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007886:	4b3e      	ldr	r3, [pc, #248]	; (8007980 <USBD_CDC_Init+0x1e4>)
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	f003 020f 	and.w	r2, r3, #15
 800788e:	6879      	ldr	r1, [r7, #4]
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	440b      	add	r3, r1
 800789a:	3324      	adds	r3, #36	; 0x24
 800789c:	2201      	movs	r2, #1
 800789e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80078a0:	4b38      	ldr	r3, [pc, #224]	; (8007984 <USBD_CDC_Init+0x1e8>)
 80078a2:	7819      	ldrb	r1, [r3, #0]
 80078a4:	2340      	movs	r3, #64	; 0x40
 80078a6:	2202      	movs	r2, #2
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f005 f972 	bl	800cb92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80078ae:	4b35      	ldr	r3, [pc, #212]	; (8007984 <USBD_CDC_Init+0x1e8>)
 80078b0:	781b      	ldrb	r3, [r3, #0]
 80078b2:	f003 020f 	and.w	r2, r3, #15
 80078b6:	6879      	ldr	r1, [r7, #4]
 80078b8:	4613      	mov	r3, r2
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	4413      	add	r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	440b      	add	r3, r1
 80078c2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078c6:	2201      	movs	r2, #1
 80078c8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80078ca:	4b2f      	ldr	r3, [pc, #188]	; (8007988 <USBD_CDC_Init+0x1ec>)
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	f003 020f 	and.w	r2, r3, #15
 80078d2:	6879      	ldr	r1, [r7, #4]
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	440b      	add	r3, r1
 80078de:	3326      	adds	r3, #38	; 0x26
 80078e0:	2210      	movs	r2, #16
 80078e2:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078e4:	4b28      	ldr	r3, [pc, #160]	; (8007988 <USBD_CDC_Init+0x1ec>)
 80078e6:	7819      	ldrb	r1, [r3, #0]
 80078e8:	2308      	movs	r3, #8
 80078ea:	2203      	movs	r2, #3
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f005 f950 	bl	800cb92 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80078f2:	4b25      	ldr	r3, [pc, #148]	; (8007988 <USBD_CDC_Init+0x1ec>)
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	f003 020f 	and.w	r2, r3, #15
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	4613      	mov	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4413      	add	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	440b      	add	r3, r1
 8007906:	3324      	adds	r3, #36	; 0x24
 8007908:	2201      	movs	r2, #1
 800790a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2200      	movs	r2, #0
 8007910:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	33b0      	adds	r3, #176	; 0xb0
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800793e:	2b00      	cmp	r3, #0
 8007940:	d101      	bne.n	8007946 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8007942:	2302      	movs	r3, #2
 8007944:	e018      	b.n	8007978 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	7c1b      	ldrb	r3, [r3, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10a      	bne.n	8007964 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800794e:	4b0d      	ldr	r3, [pc, #52]	; (8007984 <USBD_CDC_Init+0x1e8>)
 8007950:	7819      	ldrb	r1, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f005 fa07 	bl	800cd70 <USBD_LL_PrepareReceive>
 8007962:	e008      	b.n	8007976 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007964:	4b07      	ldr	r3, [pc, #28]	; (8007984 <USBD_CDC_Init+0x1e8>)
 8007966:	7819      	ldrb	r1, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800796e:	2340      	movs	r3, #64	; 0x40
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f005 f9fd 	bl	800cd70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	20000093 	.word	0x20000093
 8007984:	20000094 	.word	0x20000094
 8007988:	20000095 	.word	0x20000095

0800798c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	460b      	mov	r3, r1
 8007996:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007998:	4b3a      	ldr	r3, [pc, #232]	; (8007a84 <USBD_CDC_DeInit+0xf8>)
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	4619      	mov	r1, r3
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f005 f91d 	bl	800cbde <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80079a4:	4b37      	ldr	r3, [pc, #220]	; (8007a84 <USBD_CDC_DeInit+0xf8>)
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	f003 020f 	and.w	r2, r3, #15
 80079ac:	6879      	ldr	r1, [r7, #4]
 80079ae:	4613      	mov	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	440b      	add	r3, r1
 80079b8:	3324      	adds	r3, #36	; 0x24
 80079ba:	2200      	movs	r2, #0
 80079bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80079be:	4b32      	ldr	r3, [pc, #200]	; (8007a88 <USBD_CDC_DeInit+0xfc>)
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	4619      	mov	r1, r3
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f005 f90a 	bl	800cbde <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80079ca:	4b2f      	ldr	r3, [pc, #188]	; (8007a88 <USBD_CDC_DeInit+0xfc>)
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	f003 020f 	and.w	r2, r3, #15
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	440b      	add	r3, r1
 80079de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80079e2:	2200      	movs	r2, #0
 80079e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80079e6:	4b29      	ldr	r3, [pc, #164]	; (8007a8c <USBD_CDC_DeInit+0x100>)
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	4619      	mov	r1, r3
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f005 f8f6 	bl	800cbde <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80079f2:	4b26      	ldr	r3, [pc, #152]	; (8007a8c <USBD_CDC_DeInit+0x100>)
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	f003 020f 	and.w	r2, r3, #15
 80079fa:	6879      	ldr	r1, [r7, #4]
 80079fc:	4613      	mov	r3, r2
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	440b      	add	r3, r1
 8007a06:	3324      	adds	r3, #36	; 0x24
 8007a08:	2200      	movs	r2, #0
 8007a0a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007a0c:	4b1f      	ldr	r3, [pc, #124]	; (8007a8c <USBD_CDC_DeInit+0x100>)
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	f003 020f 	and.w	r2, r3, #15
 8007a14:	6879      	ldr	r1, [r7, #4]
 8007a16:	4613      	mov	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4413      	add	r3, r2
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	440b      	add	r3, r1
 8007a20:	3326      	adds	r3, #38	; 0x26
 8007a22:	2200      	movs	r2, #0
 8007a24:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	32b0      	adds	r2, #176	; 0xb0
 8007a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01f      	beq.n	8007a78 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	33b0      	adds	r3, #176	; 0xb0
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	32b0      	adds	r2, #176	; 0xb0
 8007a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f005 fa6e 	bl	800cf3c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	32b0      	adds	r2, #176	; 0xb0
 8007a6a:	2100      	movs	r1, #0
 8007a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3708      	adds	r7, #8
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	20000093 	.word	0x20000093
 8007a88:	20000094 	.word	0x20000094
 8007a8c:	20000095 	.word	0x20000095

08007a90 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	32b0      	adds	r2, #176	; 0xb0
 8007aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007abc:	2303      	movs	r3, #3
 8007abe:	e0bf      	b.n	8007c40 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d050      	beq.n	8007b6e <USBD_CDC_Setup+0xde>
 8007acc:	2b20      	cmp	r3, #32
 8007ace:	f040 80af 	bne.w	8007c30 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	88db      	ldrh	r3, [r3, #6]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d03a      	beq.n	8007b50 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	b25b      	sxtb	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	da1b      	bge.n	8007b1c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	33b0      	adds	r3, #176	; 0xb0
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	4413      	add	r3, r2
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	683a      	ldr	r2, [r7, #0]
 8007af8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007afa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	88d2      	ldrh	r2, [r2, #6]
 8007b00:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	88db      	ldrh	r3, [r3, #6]
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	bf28      	it	cs
 8007b0a:	2307      	movcs	r3, #7
 8007b0c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	89fa      	ldrh	r2, [r7, #14]
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 fdad 	bl	8009674 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b1a:	e090      	b.n	8007c3e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	785a      	ldrb	r2, [r3, #1]
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	88db      	ldrh	r3, [r3, #6]
 8007b2a:	2b3f      	cmp	r3, #63	; 0x3f
 8007b2c:	d803      	bhi.n	8007b36 <USBD_CDC_Setup+0xa6>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	88db      	ldrh	r3, [r3, #6]
 8007b32:	b2da      	uxtb	r2, r3
 8007b34:	e000      	b.n	8007b38 <USBD_CDC_Setup+0xa8>
 8007b36:	2240      	movs	r2, #64	; 0x40
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b3e:	6939      	ldr	r1, [r7, #16]
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007b46:	461a      	mov	r2, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 fdbf 	bl	80096cc <USBD_CtlPrepareRx>
      break;
 8007b4e:	e076      	b.n	8007c3e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	33b0      	adds	r3, #176	; 0xb0
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	7850      	ldrb	r0, [r2, #1]
 8007b66:	2200      	movs	r2, #0
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	4798      	blx	r3
      break;
 8007b6c:	e067      	b.n	8007c3e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	785b      	ldrb	r3, [r3, #1]
 8007b72:	2b0b      	cmp	r3, #11
 8007b74:	d851      	bhi.n	8007c1a <USBD_CDC_Setup+0x18a>
 8007b76:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <USBD_CDC_Setup+0xec>)
 8007b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7c:	08007bad 	.word	0x08007bad
 8007b80:	08007c29 	.word	0x08007c29
 8007b84:	08007c1b 	.word	0x08007c1b
 8007b88:	08007c1b 	.word	0x08007c1b
 8007b8c:	08007c1b 	.word	0x08007c1b
 8007b90:	08007c1b 	.word	0x08007c1b
 8007b94:	08007c1b 	.word	0x08007c1b
 8007b98:	08007c1b 	.word	0x08007c1b
 8007b9c:	08007c1b 	.word	0x08007c1b
 8007ba0:	08007c1b 	.word	0x08007c1b
 8007ba4:	08007bd7 	.word	0x08007bd7
 8007ba8:	08007c01 	.word	0x08007c01
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b03      	cmp	r3, #3
 8007bb6:	d107      	bne.n	8007bc8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007bb8:	f107 030a 	add.w	r3, r7, #10
 8007bbc:	2202      	movs	r2, #2
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f001 fd57 	bl	8009674 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bc6:	e032      	b.n	8007c2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bc8:	6839      	ldr	r1, [r7, #0]
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f001 fce1 	bl	8009592 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	75fb      	strb	r3, [r7, #23]
          break;
 8007bd4:	e02b      	b.n	8007c2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	2b03      	cmp	r3, #3
 8007be0:	d107      	bne.n	8007bf2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007be2:	f107 030d 	add.w	r3, r7, #13
 8007be6:	2201      	movs	r2, #1
 8007be8:	4619      	mov	r1, r3
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f001 fd42 	bl	8009674 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bf0:	e01d      	b.n	8007c2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bf2:	6839      	ldr	r1, [r7, #0]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f001 fccc 	bl	8009592 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	75fb      	strb	r3, [r7, #23]
          break;
 8007bfe:	e016      	b.n	8007c2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b03      	cmp	r3, #3
 8007c0a:	d00f      	beq.n	8007c2c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007c0c:	6839      	ldr	r1, [r7, #0]
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f001 fcbf 	bl	8009592 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c14:	2303      	movs	r3, #3
 8007c16:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c18:	e008      	b.n	8007c2c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c1a:	6839      	ldr	r1, [r7, #0]
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f001 fcb8 	bl	8009592 <USBD_CtlError>
          ret = USBD_FAIL;
 8007c22:	2303      	movs	r3, #3
 8007c24:	75fb      	strb	r3, [r7, #23]
          break;
 8007c26:	e002      	b.n	8007c2e <USBD_CDC_Setup+0x19e>
          break;
 8007c28:	bf00      	nop
 8007c2a:	e008      	b.n	8007c3e <USBD_CDC_Setup+0x1ae>
          break;
 8007c2c:	bf00      	nop
      }
      break;
 8007c2e:	e006      	b.n	8007c3e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f001 fcad 	bl	8009592 <USBD_CtlError>
      ret = USBD_FAIL;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c3c:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3718      	adds	r7, #24
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	460b      	mov	r3, r1
 8007c52:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007c5a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	32b0      	adds	r2, #176	; 0xb0
 8007c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e065      	b.n	8007d3e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	32b0      	adds	r2, #176	; 0xb0
 8007c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c80:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c82:	78fb      	ldrb	r3, [r7, #3]
 8007c84:	f003 020f 	and.w	r2, r3, #15
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	440b      	add	r3, r1
 8007c94:	3318      	adds	r3, #24
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d02f      	beq.n	8007cfc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c9c:	78fb      	ldrb	r3, [r7, #3]
 8007c9e:	f003 020f 	and.w	r2, r3, #15
 8007ca2:	6879      	ldr	r1, [r7, #4]
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	440b      	add	r3, r1
 8007cae:	3318      	adds	r3, #24
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	78fb      	ldrb	r3, [r7, #3]
 8007cb4:	f003 010f 	and.w	r1, r3, #15
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	460b      	mov	r3, r1
 8007cbc:	00db      	lsls	r3, r3, #3
 8007cbe:	440b      	add	r3, r1
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4403      	add	r3, r0
 8007cc4:	3348      	adds	r3, #72	; 0x48
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	fbb2 f1f3 	udiv	r1, r2, r3
 8007ccc:	fb01 f303 	mul.w	r3, r1, r3
 8007cd0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d112      	bne.n	8007cfc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007cd6:	78fb      	ldrb	r3, [r7, #3]
 8007cd8:	f003 020f 	and.w	r2, r3, #15
 8007cdc:	6879      	ldr	r1, [r7, #4]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4413      	add	r3, r2
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	440b      	add	r3, r1
 8007ce8:	3318      	adds	r3, #24
 8007cea:	2200      	movs	r2, #0
 8007cec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007cee:	78f9      	ldrb	r1, [r7, #3]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f005 f81a 	bl	800cd2e <USBD_LL_Transmit>
 8007cfa:	e01f      	b.n	8007d3c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	33b0      	adds	r3, #176	; 0xb0
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d010      	beq.n	8007d3c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	33b0      	adds	r3, #176	; 0xb0
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007d38:	78fa      	ldrb	r2, [r7, #3]
 8007d3a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b084      	sub	sp, #16
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
 8007d4e:	460b      	mov	r3, r1
 8007d50:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	32b0      	adds	r2, #176	; 0xb0
 8007d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	32b0      	adds	r2, #176	; 0xb0
 8007d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007d74:	2303      	movs	r3, #3
 8007d76:	e01a      	b.n	8007dae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d78:	78fb      	ldrb	r3, [r7, #3]
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f005 f818 	bl	800cdb2 <USBD_LL_GetRxDataSize>
 8007d82:	4602      	mov	r2, r0
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	33b0      	adds	r3, #176	; 0xb0
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007da8:	4611      	mov	r1, r2
 8007daa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b084      	sub	sp, #16
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	32b0      	adds	r2, #176	; 0xb0
 8007dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dcc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d101      	bne.n	8007dd8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e025      	b.n	8007e24 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	33b0      	adds	r3, #176	; 0xb0
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d01a      	beq.n	8007e22 <USBD_CDC_EP0_RxReady+0x6c>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007df2:	2bff      	cmp	r3, #255	; 0xff
 8007df4:	d015      	beq.n	8007e22 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	33b0      	adds	r3, #176	; 0xb0
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4413      	add	r3, r2
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007e0e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e16:	b292      	uxth	r2, r2
 8007e18:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	22ff      	movs	r2, #255	; 0xff
 8007e1e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b086      	sub	sp, #24
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e34:	2182      	movs	r1, #130	; 0x82
 8007e36:	4818      	ldr	r0, [pc, #96]	; (8007e98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e38:	f000 fd49 	bl	80088ce <USBD_GetEpDesc>
 8007e3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e3e:	2101      	movs	r1, #1
 8007e40:	4815      	ldr	r0, [pc, #84]	; (8007e98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e42:	f000 fd44 	bl	80088ce <USBD_GetEpDesc>
 8007e46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e48:	2181      	movs	r1, #129	; 0x81
 8007e4a:	4813      	ldr	r0, [pc, #76]	; (8007e98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e4c:	f000 fd3f 	bl	80088ce <USBD_GetEpDesc>
 8007e50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	2210      	movs	r2, #16
 8007e5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d006      	beq.n	8007e72 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e6c:	711a      	strb	r2, [r3, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d006      	beq.n	8007e86 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e80:	711a      	strb	r2, [r3, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2243      	movs	r2, #67	; 0x43
 8007e8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e8c:	4b02      	ldr	r3, [pc, #8]	; (8007e98 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3718      	adds	r7, #24
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	20000050 	.word	0x20000050

08007e9c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ea4:	2182      	movs	r1, #130	; 0x82
 8007ea6:	4818      	ldr	r0, [pc, #96]	; (8007f08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ea8:	f000 fd11 	bl	80088ce <USBD_GetEpDesc>
 8007eac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007eae:	2101      	movs	r1, #1
 8007eb0:	4815      	ldr	r0, [pc, #84]	; (8007f08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007eb2:	f000 fd0c 	bl	80088ce <USBD_GetEpDesc>
 8007eb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007eb8:	2181      	movs	r1, #129	; 0x81
 8007eba:	4813      	ldr	r0, [pc, #76]	; (8007f08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ebc:	f000 fd07 	bl	80088ce <USBD_GetEpDesc>
 8007ec0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d002      	beq.n	8007ece <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	2210      	movs	r2, #16
 8007ecc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d006      	beq.n	8007ee2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	711a      	strb	r2, [r3, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f042 0202 	orr.w	r2, r2, #2
 8007ee0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d006      	beq.n	8007ef6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	711a      	strb	r2, [r3, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f042 0202 	orr.w	r2, r2, #2
 8007ef4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2243      	movs	r2, #67	; 0x43
 8007efa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007efc:	4b02      	ldr	r3, [pc, #8]	; (8007f08 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3718      	adds	r7, #24
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000050 	.word	0x20000050

08007f0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b086      	sub	sp, #24
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007f14:	2182      	movs	r1, #130	; 0x82
 8007f16:	4818      	ldr	r0, [pc, #96]	; (8007f78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f18:	f000 fcd9 	bl	80088ce <USBD_GetEpDesc>
 8007f1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f1e:	2101      	movs	r1, #1
 8007f20:	4815      	ldr	r0, [pc, #84]	; (8007f78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f22:	f000 fcd4 	bl	80088ce <USBD_GetEpDesc>
 8007f26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f28:	2181      	movs	r1, #129	; 0x81
 8007f2a:	4813      	ldr	r0, [pc, #76]	; (8007f78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f2c:	f000 fccf 	bl	80088ce <USBD_GetEpDesc>
 8007f30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d002      	beq.n	8007f3e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	2210      	movs	r2, #16
 8007f3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d006      	beq.n	8007f52 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f4c:	711a      	strb	r2, [r3, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d006      	beq.n	8007f66 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f60:	711a      	strb	r2, [r3, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2243      	movs	r2, #67	; 0x43
 8007f6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f6c:	4b02      	ldr	r3, [pc, #8]	; (8007f78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3718      	adds	r7, #24
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	20000050 	.word	0x20000050

08007f7c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	220a      	movs	r2, #10
 8007f88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f8a:	4b03      	ldr	r3, [pc, #12]	; (8007f98 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr
 8007f98:	2000000c 	.word	0x2000000c

08007f9c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d101      	bne.n	8007fb0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007fac:	2303      	movs	r3, #3
 8007fae:	e009      	b.n	8007fc4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	33b0      	adds	r3, #176	; 0xb0
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	4413      	add	r3, r2
 8007fbe:	683a      	ldr	r2, [r7, #0]
 8007fc0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b087      	sub	sp, #28
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	32b0      	adds	r2, #176	; 0xb0
 8007fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fea:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e008      	b.n	8008008 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	32b0      	adds	r2, #176	; 0xb0
 8008028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800802c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d101      	bne.n	8008038 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008034:	2303      	movs	r3, #3
 8008036:	e004      	b.n	8008042 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3714      	adds	r7, #20
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
	...

08008050 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	32b0      	adds	r2, #176	; 0xb0
 8008062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008066:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008068:	2301      	movs	r3, #1
 800806a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008072:	2303      	movs	r3, #3
 8008074:	e025      	b.n	80080c2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800807c:	2b00      	cmp	r3, #0
 800807e:	d11f      	bne.n	80080c0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	2201      	movs	r2, #1
 8008084:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008088:	4b10      	ldr	r3, [pc, #64]	; (80080cc <USBD_CDC_TransmitPacket+0x7c>)
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	f003 020f 	and.w	r2, r3, #15
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	4613      	mov	r3, r2
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	4413      	add	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	4403      	add	r3, r0
 80080a2:	3318      	adds	r3, #24
 80080a4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80080a6:	4b09      	ldr	r3, [pc, #36]	; (80080cc <USBD_CDC_TransmitPacket+0x7c>)
 80080a8:	7819      	ldrb	r1, [r3, #0]
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f004 fe39 	bl	800cd2e <USBD_LL_Transmit>

    ret = USBD_OK;
 80080bc:	2300      	movs	r3, #0
 80080be:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80080c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	20000093 	.word	0x20000093

080080d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	32b0      	adds	r2, #176	; 0xb0
 80080e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	32b0      	adds	r2, #176	; 0xb0
 80080f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e018      	b.n	8008130 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	7c1b      	ldrb	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10a      	bne.n	800811c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008106:	4b0c      	ldr	r3, [pc, #48]	; (8008138 <USBD_CDC_ReceivePacket+0x68>)
 8008108:	7819      	ldrb	r1, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008110:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f004 fe2b 	bl	800cd70 <USBD_LL_PrepareReceive>
 800811a:	e008      	b.n	800812e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800811c:	4b06      	ldr	r3, [pc, #24]	; (8008138 <USBD_CDC_ReceivePacket+0x68>)
 800811e:	7819      	ldrb	r1, [r3, #0]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008126:	2340      	movs	r3, #64	; 0x40
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f004 fe21 	bl	800cd70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	20000094 	.word	0x20000094

0800813c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b086      	sub	sp, #24
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	4613      	mov	r3, r2
 8008148:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d101      	bne.n	8008154 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008150:	2303      	movs	r3, #3
 8008152:	e01f      	b.n	8008194 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	79fa      	ldrb	r2, [r7, #7]
 8008186:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f004 fc9b 	bl	800cac4 <USBD_LL_Init>
 800818e:	4603      	mov	r3, r0
 8008190:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008192:	7dfb      	ldrb	r3, [r7, #23]
}
 8008194:	4618      	mov	r0, r3
 8008196:	3718      	adds	r7, #24
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}

0800819c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b084      	sub	sp, #16
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d101      	bne.n	80081b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e025      	b.n	8008200 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	683a      	ldr	r2, [r7, #0]
 80081b8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	32ae      	adds	r2, #174	; 0xae
 80081c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00f      	beq.n	80081f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	32ae      	adds	r2, #174	; 0xae
 80081da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e0:	f107 020e 	add.w	r2, r7, #14
 80081e4:	4610      	mov	r0, r2
 80081e6:	4798      	blx	r3
 80081e8:	4602      	mov	r2, r0
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80081f6:	1c5a      	adds	r2, r3, #1
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3710      	adds	r7, #16
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f004 fca3 	bl	800cb5c <USBD_LL_Start>
 8008216:	4603      	mov	r3, r0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3708      	adds	r7, #8
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008228:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800822a:	4618      	mov	r0, r3
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b084      	sub	sp, #16
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
 800823e:	460b      	mov	r3, r1
 8008240:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008242:	2300      	movs	r3, #0
 8008244:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800824c:	2b00      	cmp	r3, #0
 800824e:	d009      	beq.n	8008264 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	78fa      	ldrb	r2, [r7, #3]
 800825a:	4611      	mov	r1, r2
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	4798      	blx	r3
 8008260:	4603      	mov	r3, r0
 8008262:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008264:	7bfb      	ldrb	r3, [r7, #15]
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800826e:	b580      	push	{r7, lr}
 8008270:	b084      	sub	sp, #16
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	460b      	mov	r3, r1
 8008278:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800827a:	2300      	movs	r3, #0
 800827c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	78fa      	ldrb	r2, [r7, #3]
 8008288:	4611      	mov	r1, r2
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	4798      	blx	r3
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008294:	2303      	movs	r3, #3
 8008296:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008298:	7bfb      	ldrb	r3, [r7, #15]
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b084      	sub	sp, #16
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
 80082aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082b2:	6839      	ldr	r1, [r7, #0]
 80082b4:	4618      	mov	r0, r3
 80082b6:	f001 f932 	bl	800951e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2201      	movs	r2, #1
 80082be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80082c8:	461a      	mov	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80082d6:	f003 031f 	and.w	r3, r3, #31
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d01a      	beq.n	8008314 <USBD_LL_SetupStage+0x72>
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d822      	bhi.n	8008328 <USBD_LL_SetupStage+0x86>
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d002      	beq.n	80082ec <USBD_LL_SetupStage+0x4a>
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d00a      	beq.n	8008300 <USBD_LL_SetupStage+0x5e>
 80082ea:	e01d      	b.n	8008328 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082f2:	4619      	mov	r1, r3
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 fb5f 	bl	80089b8 <USBD_StdDevReq>
 80082fa:	4603      	mov	r3, r0
 80082fc:	73fb      	strb	r3, [r7, #15]
      break;
 80082fe:	e020      	b.n	8008342 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008306:	4619      	mov	r1, r3
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fbc7 	bl	8008a9c <USBD_StdItfReq>
 800830e:	4603      	mov	r3, r0
 8008310:	73fb      	strb	r3, [r7, #15]
      break;
 8008312:	e016      	b.n	8008342 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc29 	bl	8008b74 <USBD_StdEPReq>
 8008322:	4603      	mov	r3, r0
 8008324:	73fb      	strb	r3, [r7, #15]
      break;
 8008326:	e00c      	b.n	8008342 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800832e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008332:	b2db      	uxtb	r3, r3
 8008334:	4619      	mov	r1, r3
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f004 fc70 	bl	800cc1c <USBD_LL_StallEP>
 800833c:	4603      	mov	r3, r0
 800833e:	73fb      	strb	r3, [r7, #15]
      break;
 8008340:	bf00      	nop
  }

  return ret;
 8008342:	7bfb      	ldrb	r3, [r7, #15]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3710      	adds	r7, #16
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	460b      	mov	r3, r1
 8008356:	607a      	str	r2, [r7, #4]
 8008358:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800835e:	7afb      	ldrb	r3, [r7, #11]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d16e      	bne.n	8008442 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800836a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008372:	2b03      	cmp	r3, #3
 8008374:	f040 8098 	bne.w	80084a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	689a      	ldr	r2, [r3, #8]
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	429a      	cmp	r2, r3
 8008382:	d913      	bls.n	80083ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	689a      	ldr	r2, [r3, #8]
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	1ad2      	subs	r2, r2, r3
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	68da      	ldr	r2, [r3, #12]
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	4293      	cmp	r3, r2
 800839c:	bf28      	it	cs
 800839e:	4613      	movcs	r3, r2
 80083a0:	461a      	mov	r2, r3
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f001 f9ae 	bl	8009706 <USBD_CtlContinueRx>
 80083aa:	e07d      	b.n	80084a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80083b2:	f003 031f 	and.w	r3, r3, #31
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d014      	beq.n	80083e4 <USBD_LL_DataOutStage+0x98>
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d81d      	bhi.n	80083fa <USBD_LL_DataOutStage+0xae>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d002      	beq.n	80083c8 <USBD_LL_DataOutStage+0x7c>
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d003      	beq.n	80083ce <USBD_LL_DataOutStage+0x82>
 80083c6:	e018      	b.n	80083fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	75bb      	strb	r3, [r7, #22]
            break;
 80083cc:	e018      	b.n	8008400 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	4619      	mov	r1, r3
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f000 fa5e 	bl	800889a <USBD_CoreFindIF>
 80083de:	4603      	mov	r3, r0
 80083e0:	75bb      	strb	r3, [r7, #22]
            break;
 80083e2:	e00d      	b.n	8008400 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	4619      	mov	r1, r3
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f000 fa60 	bl	80088b4 <USBD_CoreFindEP>
 80083f4:	4603      	mov	r3, r0
 80083f6:	75bb      	strb	r3, [r7, #22]
            break;
 80083f8:	e002      	b.n	8008400 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80083fa:	2300      	movs	r3, #0
 80083fc:	75bb      	strb	r3, [r7, #22]
            break;
 80083fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008400:	7dbb      	ldrb	r3, [r7, #22]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d119      	bne.n	800843a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b03      	cmp	r3, #3
 8008410:	d113      	bne.n	800843a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008412:	7dba      	ldrb	r2, [r7, #22]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	32ae      	adds	r2, #174	; 0xae
 8008418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00b      	beq.n	800843a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008422:	7dba      	ldrb	r2, [r7, #22]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800842a:	7dba      	ldrb	r2, [r7, #22]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	32ae      	adds	r2, #174	; 0xae
 8008430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	68f8      	ldr	r0, [r7, #12]
 8008438:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f001 f974 	bl	8009728 <USBD_CtlSendStatus>
 8008440:	e032      	b.n	80084a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008442:	7afb      	ldrb	r3, [r7, #11]
 8008444:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008448:	b2db      	uxtb	r3, r3
 800844a:	4619      	mov	r1, r3
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 fa31 	bl	80088b4 <USBD_CoreFindEP>
 8008452:	4603      	mov	r3, r0
 8008454:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008456:	7dbb      	ldrb	r3, [r7, #22]
 8008458:	2bff      	cmp	r3, #255	; 0xff
 800845a:	d025      	beq.n	80084a8 <USBD_LL_DataOutStage+0x15c>
 800845c:	7dbb      	ldrb	r3, [r7, #22]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d122      	bne.n	80084a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008468:	b2db      	uxtb	r3, r3
 800846a:	2b03      	cmp	r3, #3
 800846c:	d117      	bne.n	800849e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800846e:	7dba      	ldrb	r2, [r7, #22]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	32ae      	adds	r2, #174	; 0xae
 8008474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008478:	699b      	ldr	r3, [r3, #24]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00f      	beq.n	800849e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800847e:	7dba      	ldrb	r2, [r7, #22]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008486:	7dba      	ldrb	r2, [r7, #22]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	32ae      	adds	r2, #174	; 0xae
 800848c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	7afa      	ldrb	r2, [r7, #11]
 8008494:	4611      	mov	r1, r2
 8008496:	68f8      	ldr	r0, [r7, #12]
 8008498:	4798      	blx	r3
 800849a:	4603      	mov	r3, r0
 800849c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d001      	beq.n	80084a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80084a4:	7dfb      	ldrb	r3, [r7, #23]
 80084a6:	e000      	b.n	80084aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3718      	adds	r7, #24
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b086      	sub	sp, #24
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	60f8      	str	r0, [r7, #12]
 80084ba:	460b      	mov	r3, r1
 80084bc:	607a      	str	r2, [r7, #4]
 80084be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80084c0:	7afb      	ldrb	r3, [r7, #11]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d16f      	bne.n	80085a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3314      	adds	r3, #20
 80084ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d15a      	bne.n	800858c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	689a      	ldr	r2, [r3, #8]
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d914      	bls.n	800850c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	689a      	ldr	r2, [r3, #8]
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	1ad2      	subs	r2, r2, r3
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	461a      	mov	r2, r3
 80084f6:	6879      	ldr	r1, [r7, #4]
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f001 f8d6 	bl	80096aa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084fe:	2300      	movs	r3, #0
 8008500:	2200      	movs	r2, #0
 8008502:	2100      	movs	r1, #0
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f004 fc33 	bl	800cd70 <USBD_LL_PrepareReceive>
 800850a:	e03f      	b.n	800858c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	68da      	ldr	r2, [r3, #12]
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	429a      	cmp	r2, r3
 8008516:	d11c      	bne.n	8008552 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	685a      	ldr	r2, [r3, #4]
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008520:	429a      	cmp	r2, r3
 8008522:	d316      	bcc.n	8008552 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	685a      	ldr	r2, [r3, #4]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800852e:	429a      	cmp	r2, r3
 8008530:	d20f      	bcs.n	8008552 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008532:	2200      	movs	r2, #0
 8008534:	2100      	movs	r1, #0
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f001 f8b7 	bl	80096aa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2200      	movs	r2, #0
 8008540:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008544:	2300      	movs	r3, #0
 8008546:	2200      	movs	r2, #0
 8008548:	2100      	movs	r1, #0
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	f004 fc10 	bl	800cd70 <USBD_LL_PrepareReceive>
 8008550:	e01c      	b.n	800858c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b03      	cmp	r3, #3
 800855c:	d10f      	bne.n	800857e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d009      	beq.n	800857e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008578:	68db      	ldr	r3, [r3, #12]
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800857e:	2180      	movs	r1, #128	; 0x80
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f004 fb4b 	bl	800cc1c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f001 f8e1 	bl	800974e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d03a      	beq.n	800860c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f7ff fe42 	bl	8008220 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80085a4:	e032      	b.n	800860c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085a6:	7afb      	ldrb	r3, [r7, #11]
 80085a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	4619      	mov	r1, r3
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f000 f97f 	bl	80088b4 <USBD_CoreFindEP>
 80085b6:	4603      	mov	r3, r0
 80085b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
 80085bc:	2bff      	cmp	r3, #255	; 0xff
 80085be:	d025      	beq.n	800860c <USBD_LL_DataInStage+0x15a>
 80085c0:	7dfb      	ldrb	r3, [r7, #23]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d122      	bne.n	800860c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d11c      	bne.n	800860c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80085d2:	7dfa      	ldrb	r2, [r7, #23]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	32ae      	adds	r2, #174	; 0xae
 80085d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d014      	beq.n	800860c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80085e2:	7dfa      	ldrb	r2, [r7, #23]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80085ea:	7dfa      	ldrb	r2, [r7, #23]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	32ae      	adds	r2, #174	; 0xae
 80085f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	7afa      	ldrb	r2, [r7, #11]
 80085f8:	4611      	mov	r1, r2
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	4798      	blx	r3
 80085fe:	4603      	mov	r3, r0
 8008600:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008602:	7dbb      	ldrb	r3, [r7, #22]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008608:	7dbb      	ldrb	r3, [r7, #22]
 800860a:	e000      	b.n	800860e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800861e:	2300      	movs	r3, #0
 8008620:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800864e:	2b00      	cmp	r3, #0
 8008650:	d014      	beq.n	800867c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00e      	beq.n	800867c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	6852      	ldr	r2, [r2, #4]
 800866a:	b2d2      	uxtb	r2, r2
 800866c:	4611      	mov	r1, r2
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	4798      	blx	r3
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d001      	beq.n	800867c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008678:	2303      	movs	r3, #3
 800867a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800867c:	2340      	movs	r3, #64	; 0x40
 800867e:	2200      	movs	r2, #0
 8008680:	2100      	movs	r1, #0
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f004 fa85 	bl	800cb92 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2240      	movs	r2, #64	; 0x40
 8008694:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008698:	2340      	movs	r3, #64	; 0x40
 800869a:	2200      	movs	r2, #0
 800869c:	2180      	movs	r1, #128	; 0x80
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f004 fa77 	bl	800cb92 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2240      	movs	r2, #64	; 0x40
 80086ae:	621a      	str	r2, [r3, #32]

  return ret;
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80086ba:	b480      	push	{r7}
 80086bc:	b083      	sub	sp, #12
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	460b      	mov	r3, r1
 80086c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	78fa      	ldrb	r2, [r7, #3]
 80086ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	370c      	adds	r7, #12
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086da:	b480      	push	{r7}
 80086dc:	b083      	sub	sp, #12
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2204      	movs	r2, #4
 80086f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	370c      	adds	r7, #12
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008706:	b480      	push	{r7}
 8008708:	b083      	sub	sp, #12
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b04      	cmp	r3, #4
 8008718:	d106      	bne.n	8008728 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008720:	b2da      	uxtb	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	370c      	adds	r7, #12
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr

08008736 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b082      	sub	sp, #8
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b03      	cmp	r3, #3
 8008748:	d110      	bne.n	800876c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00b      	beq.n	800876c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800875a:	69db      	ldr	r3, [r3, #28]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d005      	beq.n	800876c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008766:	69db      	ldr	r3, [r3, #28]
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3708      	adds	r7, #8
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b082      	sub	sp, #8
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
 800877e:	460b      	mov	r3, r1
 8008780:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	32ae      	adds	r2, #174	; 0xae
 800878c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008794:	2303      	movs	r3, #3
 8008796:	e01c      	b.n	80087d2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	2b03      	cmp	r3, #3
 80087a2:	d115      	bne.n	80087d0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	32ae      	adds	r2, #174	; 0xae
 80087ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b2:	6a1b      	ldr	r3, [r3, #32]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00b      	beq.n	80087d0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	32ae      	adds	r2, #174	; 0xae
 80087c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087c6:	6a1b      	ldr	r3, [r3, #32]
 80087c8:	78fa      	ldrb	r2, [r7, #3]
 80087ca:	4611      	mov	r1, r2
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b082      	sub	sp, #8
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	460b      	mov	r3, r1
 80087e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	32ae      	adds	r2, #174	; 0xae
 80087f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d101      	bne.n	80087fc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e01c      	b.n	8008836 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008802:	b2db      	uxtb	r3, r3
 8008804:	2b03      	cmp	r3, #3
 8008806:	d115      	bne.n	8008834 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	32ae      	adds	r2, #174	; 0xae
 8008812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008818:	2b00      	cmp	r3, #0
 800881a:	d00b      	beq.n	8008834 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	32ae      	adds	r2, #174	; 0xae
 8008826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800882a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882c:	78fa      	ldrb	r2, [r7, #3]
 800882e:	4611      	mov	r1, r2
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3708      	adds	r7, #8
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800883e:	b480      	push	{r7}
 8008840:	b083      	sub	sp, #12
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800885c:	2300      	movs	r3, #0
 800885e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800886e:	2b00      	cmp	r3, #0
 8008870:	d00e      	beq.n	8008890 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	6852      	ldr	r2, [r2, #4]
 800887e:	b2d2      	uxtb	r2, r2
 8008880:	4611      	mov	r1, r2
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	4798      	blx	r3
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d001      	beq.n	8008890 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800888c:	2303      	movs	r3, #3
 800888e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008890:	7bfb      	ldrb	r3, [r7, #15]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	460b      	mov	r3, r1
 80088a4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088a6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	460b      	mov	r3, r1
 80088be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b086      	sub	sp, #24
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	460b      	mov	r3, r1
 80088d8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	885b      	ldrh	r3, [r3, #2]
 80088ea:	b29a      	uxth	r2, r3
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d920      	bls.n	8008938 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80088fe:	e013      	b.n	8008928 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008900:	f107 030a 	add.w	r3, r7, #10
 8008904:	4619      	mov	r1, r3
 8008906:	6978      	ldr	r0, [r7, #20]
 8008908:	f000 f81b 	bl	8008942 <USBD_GetNextDesc>
 800890c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	785b      	ldrb	r3, [r3, #1]
 8008912:	2b05      	cmp	r3, #5
 8008914:	d108      	bne.n	8008928 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	789b      	ldrb	r3, [r3, #2]
 800891e:	78fa      	ldrb	r2, [r7, #3]
 8008920:	429a      	cmp	r2, r3
 8008922:	d008      	beq.n	8008936 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008924:	2300      	movs	r3, #0
 8008926:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	885b      	ldrh	r3, [r3, #2]
 800892c:	b29a      	uxth	r2, r3
 800892e:	897b      	ldrh	r3, [r7, #10]
 8008930:	429a      	cmp	r2, r3
 8008932:	d8e5      	bhi.n	8008900 <USBD_GetEpDesc+0x32>
 8008934:	e000      	b.n	8008938 <USBD_GetEpDesc+0x6a>
          break;
 8008936:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008938:	693b      	ldr	r3, [r7, #16]
}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008942:	b480      	push	{r7}
 8008944:	b085      	sub	sp, #20
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	881a      	ldrh	r2, [r3, #0]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	b29b      	uxth	r3, r3
 800895a:	4413      	add	r3, r2
 800895c:	b29a      	uxth	r2, r3
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	461a      	mov	r2, r3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4413      	add	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800896e:	68fb      	ldr	r3, [r7, #12]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3714      	adds	r7, #20
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	3301      	adds	r3, #1
 8008992:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800899a:	8a3b      	ldrh	r3, [r7, #16]
 800899c:	021b      	lsls	r3, r3, #8
 800899e:	b21a      	sxth	r2, r3
 80089a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	b21b      	sxth	r3, r3
 80089a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80089aa:	89fb      	ldrh	r3, [r7, #14]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	371c      	adds	r7, #28
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089ce:	2b40      	cmp	r3, #64	; 0x40
 80089d0:	d005      	beq.n	80089de <USBD_StdDevReq+0x26>
 80089d2:	2b40      	cmp	r3, #64	; 0x40
 80089d4:	d857      	bhi.n	8008a86 <USBD_StdDevReq+0xce>
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00f      	beq.n	80089fa <USBD_StdDevReq+0x42>
 80089da:	2b20      	cmp	r3, #32
 80089dc:	d153      	bne.n	8008a86 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	32ae      	adds	r2, #174	; 0xae
 80089e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	4798      	blx	r3
 80089f4:	4603      	mov	r3, r0
 80089f6:	73fb      	strb	r3, [r7, #15]
      break;
 80089f8:	e04a      	b.n	8008a90 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	2b09      	cmp	r3, #9
 8008a00:	d83b      	bhi.n	8008a7a <USBD_StdDevReq+0xc2>
 8008a02:	a201      	add	r2, pc, #4	; (adr r2, 8008a08 <USBD_StdDevReq+0x50>)
 8008a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a08:	08008a5d 	.word	0x08008a5d
 8008a0c:	08008a71 	.word	0x08008a71
 8008a10:	08008a7b 	.word	0x08008a7b
 8008a14:	08008a67 	.word	0x08008a67
 8008a18:	08008a7b 	.word	0x08008a7b
 8008a1c:	08008a3b 	.word	0x08008a3b
 8008a20:	08008a31 	.word	0x08008a31
 8008a24:	08008a7b 	.word	0x08008a7b
 8008a28:	08008a53 	.word	0x08008a53
 8008a2c:	08008a45 	.word	0x08008a45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fa3c 	bl	8008eb0 <USBD_GetDescriptor>
          break;
 8008a38:	e024      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fbcb 	bl	80091d8 <USBD_SetAddress>
          break;
 8008a42:	e01f      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fc0a 	bl	8009260 <USBD_SetConfig>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	73fb      	strb	r3, [r7, #15]
          break;
 8008a50:	e018      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a52:	6839      	ldr	r1, [r7, #0]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fcad 	bl	80093b4 <USBD_GetConfig>
          break;
 8008a5a:	e013      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fcde 	bl	8009420 <USBD_GetStatus>
          break;
 8008a64:	e00e      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a66:	6839      	ldr	r1, [r7, #0]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fd0d 	bl	8009488 <USBD_SetFeature>
          break;
 8008a6e:	e009      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fd31 	bl	80094da <USBD_ClrFeature>
          break;
 8008a78:	e004      	b.n	8008a84 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fd88 	bl	8009592 <USBD_CtlError>
          break;
 8008a82:	bf00      	nop
      }
      break;
 8008a84:	e004      	b.n	8008a90 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fd82 	bl	8009592 <USBD_CtlError>
      break;
 8008a8e:	bf00      	nop
  }

  return ret;
 8008a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop

08008a9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ab2:	2b40      	cmp	r3, #64	; 0x40
 8008ab4:	d005      	beq.n	8008ac2 <USBD_StdItfReq+0x26>
 8008ab6:	2b40      	cmp	r3, #64	; 0x40
 8008ab8:	d852      	bhi.n	8008b60 <USBD_StdItfReq+0xc4>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d001      	beq.n	8008ac2 <USBD_StdItfReq+0x26>
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d14e      	bne.n	8008b60 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	3b01      	subs	r3, #1
 8008acc:	2b02      	cmp	r3, #2
 8008ace:	d840      	bhi.n	8008b52 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	889b      	ldrh	r3, [r3, #4]
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d836      	bhi.n	8008b48 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	889b      	ldrh	r3, [r3, #4]
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7ff fed9 	bl	800889a <USBD_CoreFindIF>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008aec:	7bbb      	ldrb	r3, [r7, #14]
 8008aee:	2bff      	cmp	r3, #255	; 0xff
 8008af0:	d01d      	beq.n	8008b2e <USBD_StdItfReq+0x92>
 8008af2:	7bbb      	ldrb	r3, [r7, #14]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d11a      	bne.n	8008b2e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008af8:	7bba      	ldrb	r2, [r7, #14]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	32ae      	adds	r2, #174	; 0xae
 8008afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00f      	beq.n	8008b28 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008b08:	7bba      	ldrb	r2, [r7, #14]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b10:	7bba      	ldrb	r2, [r7, #14]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	32ae      	adds	r2, #174	; 0xae
 8008b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	6839      	ldr	r1, [r7, #0]
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	4798      	blx	r3
 8008b22:	4603      	mov	r3, r0
 8008b24:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b26:	e004      	b.n	8008b32 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b2c:	e001      	b.n	8008b32 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	88db      	ldrh	r3, [r3, #6]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d110      	bne.n	8008b5c <USBD_StdItfReq+0xc0>
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10d      	bne.n	8008b5c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fdf1 	bl	8009728 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b46:	e009      	b.n	8008b5c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b48:	6839      	ldr	r1, [r7, #0]
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 fd21 	bl	8009592 <USBD_CtlError>
          break;
 8008b50:	e004      	b.n	8008b5c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b52:	6839      	ldr	r1, [r7, #0]
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fd1c 	bl	8009592 <USBD_CtlError>
          break;
 8008b5a:	e000      	b.n	8008b5e <USBD_StdItfReq+0xc2>
          break;
 8008b5c:	bf00      	nop
      }
      break;
 8008b5e:	e004      	b.n	8008b6a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b60:	6839      	ldr	r1, [r7, #0]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fd15 	bl	8009592 <USBD_CtlError>
      break;
 8008b68:	bf00      	nop
  }

  return ret;
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	889b      	ldrh	r3, [r3, #4]
 8008b86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b90:	2b40      	cmp	r3, #64	; 0x40
 8008b92:	d007      	beq.n	8008ba4 <USBD_StdEPReq+0x30>
 8008b94:	2b40      	cmp	r3, #64	; 0x40
 8008b96:	f200 817f 	bhi.w	8008e98 <USBD_StdEPReq+0x324>
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d02a      	beq.n	8008bf4 <USBD_StdEPReq+0x80>
 8008b9e:	2b20      	cmp	r3, #32
 8008ba0:	f040 817a 	bne.w	8008e98 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ba4:	7bbb      	ldrb	r3, [r7, #14]
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f7ff fe83 	bl	80088b4 <USBD_CoreFindEP>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008bb2:	7b7b      	ldrb	r3, [r7, #13]
 8008bb4:	2bff      	cmp	r3, #255	; 0xff
 8008bb6:	f000 8174 	beq.w	8008ea2 <USBD_StdEPReq+0x32e>
 8008bba:	7b7b      	ldrb	r3, [r7, #13]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f040 8170 	bne.w	8008ea2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008bc2:	7b7a      	ldrb	r2, [r7, #13]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008bca:	7b7a      	ldrb	r2, [r7, #13]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	32ae      	adds	r2, #174	; 0xae
 8008bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 8163 	beq.w	8008ea2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008bdc:	7b7a      	ldrb	r2, [r7, #13]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	32ae      	adds	r2, #174	; 0xae
 8008be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	6839      	ldr	r1, [r7, #0]
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	4798      	blx	r3
 8008bee:	4603      	mov	r3, r0
 8008bf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008bf2:	e156      	b.n	8008ea2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	785b      	ldrb	r3, [r3, #1]
 8008bf8:	2b03      	cmp	r3, #3
 8008bfa:	d008      	beq.n	8008c0e <USBD_StdEPReq+0x9a>
 8008bfc:	2b03      	cmp	r3, #3
 8008bfe:	f300 8145 	bgt.w	8008e8c <USBD_StdEPReq+0x318>
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f000 809b 	beq.w	8008d3e <USBD_StdEPReq+0x1ca>
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d03c      	beq.n	8008c86 <USBD_StdEPReq+0x112>
 8008c0c:	e13e      	b.n	8008e8c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b02      	cmp	r3, #2
 8008c18:	d002      	beq.n	8008c20 <USBD_StdEPReq+0xac>
 8008c1a:	2b03      	cmp	r3, #3
 8008c1c:	d016      	beq.n	8008c4c <USBD_StdEPReq+0xd8>
 8008c1e:	e02c      	b.n	8008c7a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00d      	beq.n	8008c42 <USBD_StdEPReq+0xce>
 8008c26:	7bbb      	ldrb	r3, [r7, #14]
 8008c28:	2b80      	cmp	r3, #128	; 0x80
 8008c2a:	d00a      	beq.n	8008c42 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
 8008c2e:	4619      	mov	r1, r3
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f003 fff3 	bl	800cc1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c36:	2180      	movs	r1, #128	; 0x80
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f003 ffef 	bl	800cc1c <USBD_LL_StallEP>
 8008c3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c40:	e020      	b.n	8008c84 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c42:	6839      	ldr	r1, [r7, #0]
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fca4 	bl	8009592 <USBD_CtlError>
              break;
 8008c4a:	e01b      	b.n	8008c84 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	885b      	ldrh	r3, [r3, #2]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d10e      	bne.n	8008c72 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00b      	beq.n	8008c72 <USBD_StdEPReq+0xfe>
 8008c5a:	7bbb      	ldrb	r3, [r7, #14]
 8008c5c:	2b80      	cmp	r3, #128	; 0x80
 8008c5e:	d008      	beq.n	8008c72 <USBD_StdEPReq+0xfe>
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	88db      	ldrh	r3, [r3, #6]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d104      	bne.n	8008c72 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c68:	7bbb      	ldrb	r3, [r7, #14]
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f003 ffd5 	bl	800cc1c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fd58 	bl	8009728 <USBD_CtlSendStatus>

              break;
 8008c78:	e004      	b.n	8008c84 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 fc88 	bl	8009592 <USBD_CtlError>
              break;
 8008c82:	bf00      	nop
          }
          break;
 8008c84:	e107      	b.n	8008e96 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d002      	beq.n	8008c98 <USBD_StdEPReq+0x124>
 8008c92:	2b03      	cmp	r3, #3
 8008c94:	d016      	beq.n	8008cc4 <USBD_StdEPReq+0x150>
 8008c96:	e04b      	b.n	8008d30 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c98:	7bbb      	ldrb	r3, [r7, #14]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00d      	beq.n	8008cba <USBD_StdEPReq+0x146>
 8008c9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ca0:	2b80      	cmp	r3, #128	; 0x80
 8008ca2:	d00a      	beq.n	8008cba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ca4:	7bbb      	ldrb	r3, [r7, #14]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f003 ffb7 	bl	800cc1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cae:	2180      	movs	r1, #128	; 0x80
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f003 ffb3 	bl	800cc1c <USBD_LL_StallEP>
 8008cb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008cb8:	e040      	b.n	8008d3c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fc68 	bl	8009592 <USBD_CtlError>
              break;
 8008cc2:	e03b      	b.n	8008d3c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	885b      	ldrh	r3, [r3, #2]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d136      	bne.n	8008d3a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ccc:	7bbb      	ldrb	r3, [r7, #14]
 8008cce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d004      	beq.n	8008ce0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008cd6:	7bbb      	ldrb	r3, [r7, #14]
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f003 ffbd 	bl	800cc5a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 fd21 	bl	8009728 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ce6:	7bbb      	ldrb	r3, [r7, #14]
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7ff fde2 	bl	80088b4 <USBD_CoreFindEP>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008cf4:	7b7b      	ldrb	r3, [r7, #13]
 8008cf6:	2bff      	cmp	r3, #255	; 0xff
 8008cf8:	d01f      	beq.n	8008d3a <USBD_StdEPReq+0x1c6>
 8008cfa:	7b7b      	ldrb	r3, [r7, #13]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d11c      	bne.n	8008d3a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008d00:	7b7a      	ldrb	r2, [r7, #13]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008d08:	7b7a      	ldrb	r2, [r7, #13]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	32ae      	adds	r2, #174	; 0xae
 8008d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d010      	beq.n	8008d3a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008d18:	7b7a      	ldrb	r2, [r7, #13]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	32ae      	adds	r2, #174	; 0xae
 8008d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	6839      	ldr	r1, [r7, #0]
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	4798      	blx	r3
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008d2e:	e004      	b.n	8008d3a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008d30:	6839      	ldr	r1, [r7, #0]
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 fc2d 	bl	8009592 <USBD_CtlError>
              break;
 8008d38:	e000      	b.n	8008d3c <USBD_StdEPReq+0x1c8>
              break;
 8008d3a:	bf00      	nop
          }
          break;
 8008d3c:	e0ab      	b.n	8008e96 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d002      	beq.n	8008d50 <USBD_StdEPReq+0x1dc>
 8008d4a:	2b03      	cmp	r3, #3
 8008d4c:	d032      	beq.n	8008db4 <USBD_StdEPReq+0x240>
 8008d4e:	e097      	b.n	8008e80 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d50:	7bbb      	ldrb	r3, [r7, #14]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d007      	beq.n	8008d66 <USBD_StdEPReq+0x1f2>
 8008d56:	7bbb      	ldrb	r3, [r7, #14]
 8008d58:	2b80      	cmp	r3, #128	; 0x80
 8008d5a:	d004      	beq.n	8008d66 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d5c:	6839      	ldr	r1, [r7, #0]
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fc17 	bl	8009592 <USBD_CtlError>
                break;
 8008d64:	e091      	b.n	8008e8a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	da0b      	bge.n	8008d86 <USBD_StdEPReq+0x212>
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d74:	4613      	mov	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4413      	add	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	3310      	adds	r3, #16
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	4413      	add	r3, r2
 8008d82:	3304      	adds	r3, #4
 8008d84:	e00b      	b.n	8008d9e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d86:	7bbb      	ldrb	r3, [r7, #14]
 8008d88:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	4413      	add	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	3304      	adds	r3, #4
 8008d9e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2200      	movs	r2, #0
 8008da4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	2202      	movs	r2, #2
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fc61 	bl	8009674 <USBD_CtlSendData>
              break;
 8008db2:	e06a      	b.n	8008e8a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008db4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	da11      	bge.n	8008de0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008dbc:	7bbb      	ldrb	r3, [r7, #14]
 8008dbe:	f003 020f 	and.w	r2, r3, #15
 8008dc2:	6879      	ldr	r1, [r7, #4]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	4413      	add	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	440b      	add	r3, r1
 8008dce:	3324      	adds	r3, #36	; 0x24
 8008dd0:	881b      	ldrh	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d117      	bne.n	8008e06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008dd6:	6839      	ldr	r1, [r7, #0]
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fbda 	bl	8009592 <USBD_CtlError>
                  break;
 8008dde:	e054      	b.n	8008e8a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	f003 020f 	and.w	r2, r3, #15
 8008de6:	6879      	ldr	r1, [r7, #4]
 8008de8:	4613      	mov	r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	440b      	add	r3, r1
 8008df2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d104      	bne.n	8008e06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008dfc:	6839      	ldr	r1, [r7, #0]
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fbc7 	bl	8009592 <USBD_CtlError>
                  break;
 8008e04:	e041      	b.n	8008e8a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	da0b      	bge.n	8008e26 <USBD_StdEPReq+0x2b2>
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e14:	4613      	mov	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	3310      	adds	r3, #16
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	4413      	add	r3, r2
 8008e22:	3304      	adds	r3, #4
 8008e24:	e00b      	b.n	8008e3e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e26:	7bbb      	ldrb	r3, [r7, #14]
 8008e28:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e40:	7bbb      	ldrb	r3, [r7, #14]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <USBD_StdEPReq+0x2d8>
 8008e46:	7bbb      	ldrb	r3, [r7, #14]
 8008e48:	2b80      	cmp	r3, #128	; 0x80
 8008e4a:	d103      	bne.n	8008e54 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	601a      	str	r2, [r3, #0]
 8008e52:	e00e      	b.n	8008e72 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e54:	7bbb      	ldrb	r3, [r7, #14]
 8008e56:	4619      	mov	r1, r3
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f003 ff1d 	bl	800cc98 <USBD_LL_IsStallEP>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d003      	beq.n	8008e6c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	2201      	movs	r2, #1
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	e002      	b.n	8008e72 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	2202      	movs	r2, #2
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 fbfb 	bl	8009674 <USBD_CtlSendData>
              break;
 8008e7e:	e004      	b.n	8008e8a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008e80:	6839      	ldr	r1, [r7, #0]
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fb85 	bl	8009592 <USBD_CtlError>
              break;
 8008e88:	bf00      	nop
          }
          break;
 8008e8a:	e004      	b.n	8008e96 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008e8c:	6839      	ldr	r1, [r7, #0]
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fb7f 	bl	8009592 <USBD_CtlError>
          break;
 8008e94:	bf00      	nop
      }
      break;
 8008e96:	e005      	b.n	8008ea4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008e98:	6839      	ldr	r1, [r7, #0]
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 fb79 	bl	8009592 <USBD_CtlError>
      break;
 8008ea0:	e000      	b.n	8008ea4 <USBD_StdEPReq+0x330>
      break;
 8008ea2:	bf00      	nop
  }

  return ret;
 8008ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
	...

08008eb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	885b      	ldrh	r3, [r3, #2]
 8008eca:	0a1b      	lsrs	r3, r3, #8
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	2b0e      	cmp	r3, #14
 8008ed2:	f200 8152 	bhi.w	800917a <USBD_GetDescriptor+0x2ca>
 8008ed6:	a201      	add	r2, pc, #4	; (adr r2, 8008edc <USBD_GetDescriptor+0x2c>)
 8008ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008edc:	08008f4d 	.word	0x08008f4d
 8008ee0:	08008f65 	.word	0x08008f65
 8008ee4:	08008fa5 	.word	0x08008fa5
 8008ee8:	0800917b 	.word	0x0800917b
 8008eec:	0800917b 	.word	0x0800917b
 8008ef0:	0800911b 	.word	0x0800911b
 8008ef4:	08009147 	.word	0x08009147
 8008ef8:	0800917b 	.word	0x0800917b
 8008efc:	0800917b 	.word	0x0800917b
 8008f00:	0800917b 	.word	0x0800917b
 8008f04:	0800917b 	.word	0x0800917b
 8008f08:	0800917b 	.word	0x0800917b
 8008f0c:	0800917b 	.word	0x0800917b
 8008f10:	0800917b 	.word	0x0800917b
 8008f14:	08008f19 	.word	0x08008f19
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f2a:	69db      	ldr	r3, [r3, #28]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	7c12      	ldrb	r2, [r2, #16]
 8008f30:	f107 0108 	add.w	r1, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f3a:	e126      	b.n	800918a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fb27 	bl	8009592 <USBD_CtlError>
        err++;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
 8008f46:	3301      	adds	r3, #1
 8008f48:	72fb      	strb	r3, [r7, #11]
      break;
 8008f4a:	e11e      	b.n	800918a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	7c12      	ldrb	r2, [r2, #16]
 8008f58:	f107 0108 	add.w	r1, r7, #8
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	4798      	blx	r3
 8008f60:	60f8      	str	r0, [r7, #12]
      break;
 8008f62:	e112      	b.n	800918a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	7c1b      	ldrb	r3, [r3, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10d      	bne.n	8008f88 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f74:	f107 0208 	add.w	r2, r7, #8
 8008f78:	4610      	mov	r0, r2
 8008f7a:	4798      	blx	r3
 8008f7c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	3301      	adds	r3, #1
 8008f82:	2202      	movs	r2, #2
 8008f84:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f86:	e100      	b.n	800918a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f90:	f107 0208 	add.w	r2, r7, #8
 8008f94:	4610      	mov	r0, r2
 8008f96:	4798      	blx	r3
 8008f98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	2202      	movs	r2, #2
 8008fa0:	701a      	strb	r2, [r3, #0]
      break;
 8008fa2:	e0f2      	b.n	800918a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	885b      	ldrh	r3, [r3, #2]
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	2b05      	cmp	r3, #5
 8008fac:	f200 80ac 	bhi.w	8009108 <USBD_GetDescriptor+0x258>
 8008fb0:	a201      	add	r2, pc, #4	; (adr r2, 8008fb8 <USBD_GetDescriptor+0x108>)
 8008fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb6:	bf00      	nop
 8008fb8:	08008fd1 	.word	0x08008fd1
 8008fbc:	08009005 	.word	0x08009005
 8008fc0:	08009039 	.word	0x08009039
 8008fc4:	0800906d 	.word	0x0800906d
 8008fc8:	080090a1 	.word	0x080090a1
 8008fcc:	080090d5 	.word	0x080090d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff2:	e091      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 facb 	bl	8009592 <USBD_CtlError>
            err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
          break;
 8009002:	e089      	b.n	8009118 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009026:	e077      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fab1 	bl	8009592 <USBD_CtlError>
            err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
          break;
 8009036:	e06f      	b.n	8009118 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00b      	beq.n	800905c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7c12      	ldrb	r2, [r2, #16]
 8009050:	f107 0108 	add.w	r1, r7, #8
 8009054:	4610      	mov	r0, r2
 8009056:	4798      	blx	r3
 8009058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800905a:	e05d      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa97 	bl	8009592 <USBD_CtlError>
            err++;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	3301      	adds	r3, #1
 8009068:	72fb      	strb	r3, [r7, #11]
          break;
 800906a:	e055      	b.n	8009118 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009072:	691b      	ldr	r3, [r3, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00b      	beq.n	8009090 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	7c12      	ldrb	r2, [r2, #16]
 8009084:	f107 0108 	add.w	r1, r7, #8
 8009088:	4610      	mov	r0, r2
 800908a:	4798      	blx	r3
 800908c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800908e:	e043      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009090:	6839      	ldr	r1, [r7, #0]
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fa7d 	bl	8009592 <USBD_CtlError>
            err++;
 8009098:	7afb      	ldrb	r3, [r7, #11]
 800909a:	3301      	adds	r3, #1
 800909c:	72fb      	strb	r3, [r7, #11]
          break;
 800909e:	e03b      	b.n	8009118 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090a6:	695b      	ldr	r3, [r3, #20]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00b      	beq.n	80090c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090b2:	695b      	ldr	r3, [r3, #20]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	7c12      	ldrb	r2, [r2, #16]
 80090b8:	f107 0108 	add.w	r1, r7, #8
 80090bc:	4610      	mov	r0, r2
 80090be:	4798      	blx	r3
 80090c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090c2:	e029      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 fa63 	bl	8009592 <USBD_CtlError>
            err++;
 80090cc:	7afb      	ldrb	r3, [r7, #11]
 80090ce:	3301      	adds	r3, #1
 80090d0:	72fb      	strb	r3, [r7, #11]
          break;
 80090d2:	e021      	b.n	8009118 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090da:	699b      	ldr	r3, [r3, #24]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00b      	beq.n	80090f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090e6:	699b      	ldr	r3, [r3, #24]
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	7c12      	ldrb	r2, [r2, #16]
 80090ec:	f107 0108 	add.w	r1, r7, #8
 80090f0:	4610      	mov	r0, r2
 80090f2:	4798      	blx	r3
 80090f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090f6:	e00f      	b.n	8009118 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80090f8:	6839      	ldr	r1, [r7, #0]
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 fa49 	bl	8009592 <USBD_CtlError>
            err++;
 8009100:	7afb      	ldrb	r3, [r7, #11]
 8009102:	3301      	adds	r3, #1
 8009104:	72fb      	strb	r3, [r7, #11]
          break;
 8009106:	e007      	b.n	8009118 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fa41 	bl	8009592 <USBD_CtlError>
          err++;
 8009110:	7afb      	ldrb	r3, [r7, #11]
 8009112:	3301      	adds	r3, #1
 8009114:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009116:	bf00      	nop
      }
      break;
 8009118:	e037      	b.n	800918a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	7c1b      	ldrb	r3, [r3, #16]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d109      	bne.n	8009136 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912a:	f107 0208 	add.w	r2, r7, #8
 800912e:	4610      	mov	r0, r2
 8009130:	4798      	blx	r3
 8009132:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009134:	e029      	b.n	800918a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009136:	6839      	ldr	r1, [r7, #0]
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fa2a 	bl	8009592 <USBD_CtlError>
        err++;
 800913e:	7afb      	ldrb	r3, [r7, #11]
 8009140:	3301      	adds	r3, #1
 8009142:	72fb      	strb	r3, [r7, #11]
      break;
 8009144:	e021      	b.n	800918a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	7c1b      	ldrb	r3, [r3, #16]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10d      	bne.n	800916a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009156:	f107 0208 	add.w	r2, r7, #8
 800915a:	4610      	mov	r0, r2
 800915c:	4798      	blx	r3
 800915e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	3301      	adds	r3, #1
 8009164:	2207      	movs	r2, #7
 8009166:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009168:	e00f      	b.n	800918a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800916a:	6839      	ldr	r1, [r7, #0]
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 fa10 	bl	8009592 <USBD_CtlError>
        err++;
 8009172:	7afb      	ldrb	r3, [r7, #11]
 8009174:	3301      	adds	r3, #1
 8009176:	72fb      	strb	r3, [r7, #11]
      break;
 8009178:	e007      	b.n	800918a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800917a:	6839      	ldr	r1, [r7, #0]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 fa08 	bl	8009592 <USBD_CtlError>
      err++;
 8009182:	7afb      	ldrb	r3, [r7, #11]
 8009184:	3301      	adds	r3, #1
 8009186:	72fb      	strb	r3, [r7, #11]
      break;
 8009188:	bf00      	nop
  }

  if (err != 0U)
 800918a:	7afb      	ldrb	r3, [r7, #11]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d11e      	bne.n	80091ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	88db      	ldrh	r3, [r3, #6]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d016      	beq.n	80091c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009198:	893b      	ldrh	r3, [r7, #8]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00e      	beq.n	80091bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	88da      	ldrh	r2, [r3, #6]
 80091a2:	893b      	ldrh	r3, [r7, #8]
 80091a4:	4293      	cmp	r3, r2
 80091a6:	bf28      	it	cs
 80091a8:	4613      	movcs	r3, r2
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80091ae:	893b      	ldrh	r3, [r7, #8]
 80091b0:	461a      	mov	r2, r3
 80091b2:	68f9      	ldr	r1, [r7, #12]
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 fa5d 	bl	8009674 <USBD_CtlSendData>
 80091ba:	e009      	b.n	80091d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80091bc:	6839      	ldr	r1, [r7, #0]
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f9e7 	bl	8009592 <USBD_CtlError>
 80091c4:	e004      	b.n	80091d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 faae 	bl	8009728 <USBD_CtlSendStatus>
 80091cc:	e000      	b.n	80091d0 <USBD_GetDescriptor+0x320>
    return;
 80091ce:	bf00      	nop
  }
}
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop

080091d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	889b      	ldrh	r3, [r3, #4]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d131      	bne.n	800924e <USBD_SetAddress+0x76>
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	88db      	ldrh	r3, [r3, #6]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d12d      	bne.n	800924e <USBD_SetAddress+0x76>
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	885b      	ldrh	r3, [r3, #2]
 80091f6:	2b7f      	cmp	r3, #127	; 0x7f
 80091f8:	d829      	bhi.n	800924e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	885b      	ldrh	r3, [r3, #2]
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009204:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b03      	cmp	r3, #3
 8009210:	d104      	bne.n	800921c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009212:	6839      	ldr	r1, [r7, #0]
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f9bc 	bl	8009592 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800921a:	e01d      	b.n	8009258 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	7bfa      	ldrb	r2, [r7, #15]
 8009220:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	4619      	mov	r1, r3
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f003 fd61 	bl	800ccf0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 fa7a 	bl	8009728 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009234:	7bfb      	ldrb	r3, [r7, #15]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d004      	beq.n	8009244 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2202      	movs	r2, #2
 800923e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009242:	e009      	b.n	8009258 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800924c:	e004      	b.n	8009258 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800924e:	6839      	ldr	r1, [r7, #0]
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 f99e 	bl	8009592 <USBD_CtlError>
  }
}
 8009256:	bf00      	nop
 8009258:	bf00      	nop
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800926a:	2300      	movs	r3, #0
 800926c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	885b      	ldrh	r3, [r3, #2]
 8009272:	b2da      	uxtb	r2, r3
 8009274:	4b4e      	ldr	r3, [pc, #312]	; (80093b0 <USBD_SetConfig+0x150>)
 8009276:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009278:	4b4d      	ldr	r3, [pc, #308]	; (80093b0 <USBD_SetConfig+0x150>)
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	2b01      	cmp	r3, #1
 800927e:	d905      	bls.n	800928c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 f985 	bl	8009592 <USBD_CtlError>
    return USBD_FAIL;
 8009288:	2303      	movs	r3, #3
 800928a:	e08c      	b.n	80093a6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b02      	cmp	r3, #2
 8009296:	d002      	beq.n	800929e <USBD_SetConfig+0x3e>
 8009298:	2b03      	cmp	r3, #3
 800929a:	d029      	beq.n	80092f0 <USBD_SetConfig+0x90>
 800929c:	e075      	b.n	800938a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800929e:	4b44      	ldr	r3, [pc, #272]	; (80093b0 <USBD_SetConfig+0x150>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d020      	beq.n	80092e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80092a6:	4b42      	ldr	r3, [pc, #264]	; (80093b0 <USBD_SetConfig+0x150>)
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	461a      	mov	r2, r3
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092b0:	4b3f      	ldr	r3, [pc, #252]	; (80093b0 <USBD_SetConfig+0x150>)
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	4619      	mov	r1, r3
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f7fe ffbd 	bl	8008236 <USBD_SetClassConfig>
 80092bc:	4603      	mov	r3, r0
 80092be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80092c0:	7bfb      	ldrb	r3, [r7, #15]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d008      	beq.n	80092d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80092c6:	6839      	ldr	r1, [r7, #0]
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 f962 	bl	8009592 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2202      	movs	r2, #2
 80092d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80092d6:	e065      	b.n	80093a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 fa25 	bl	8009728 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2203      	movs	r2, #3
 80092e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80092e6:	e05d      	b.n	80093a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 fa1d 	bl	8009728 <USBD_CtlSendStatus>
      break;
 80092ee:	e059      	b.n	80093a4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80092f0:	4b2f      	ldr	r3, [pc, #188]	; (80093b0 <USBD_SetConfig+0x150>)
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d112      	bne.n	800931e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2202      	movs	r2, #2
 80092fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009300:	4b2b      	ldr	r3, [pc, #172]	; (80093b0 <USBD_SetConfig+0x150>)
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	461a      	mov	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800930a:	4b29      	ldr	r3, [pc, #164]	; (80093b0 <USBD_SetConfig+0x150>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	4619      	mov	r1, r3
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f7fe ffac 	bl	800826e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fa06 	bl	8009728 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800931c:	e042      	b.n	80093a4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800931e:	4b24      	ldr	r3, [pc, #144]	; (80093b0 <USBD_SetConfig+0x150>)
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	429a      	cmp	r2, r3
 800932a:	d02a      	beq.n	8009382 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	b2db      	uxtb	r3, r3
 8009332:	4619      	mov	r1, r3
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f7fe ff9a 	bl	800826e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800933a:	4b1d      	ldr	r3, [pc, #116]	; (80093b0 <USBD_SetConfig+0x150>)
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009344:	4b1a      	ldr	r3, [pc, #104]	; (80093b0 <USBD_SetConfig+0x150>)
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	4619      	mov	r1, r3
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f7fe ff73 	bl	8008236 <USBD_SetClassConfig>
 8009350:	4603      	mov	r3, r0
 8009352:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009354:	7bfb      	ldrb	r3, [r7, #15]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00f      	beq.n	800937a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 f918 	bl	8009592 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	b2db      	uxtb	r3, r3
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f7fe ff7f 	bl	800826e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2202      	movs	r2, #2
 8009374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009378:	e014      	b.n	80093a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f9d4 	bl	8009728 <USBD_CtlSendStatus>
      break;
 8009380:	e010      	b.n	80093a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f9d0 	bl	8009728 <USBD_CtlSendStatus>
      break;
 8009388:	e00c      	b.n	80093a4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f900 	bl	8009592 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009392:	4b07      	ldr	r3, [pc, #28]	; (80093b0 <USBD_SetConfig+0x150>)
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	4619      	mov	r1, r3
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f7fe ff68 	bl	800826e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800939e:	2303      	movs	r3, #3
 80093a0:	73fb      	strb	r3, [r7, #15]
      break;
 80093a2:	bf00      	nop
  }

  return ret;
 80093a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	20000ed0 	.word	0x20000ed0

080093b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	88db      	ldrh	r3, [r3, #6]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d004      	beq.n	80093d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 f8e2 	bl	8009592 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80093ce:	e023      	b.n	8009418 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	2b02      	cmp	r3, #2
 80093da:	dc02      	bgt.n	80093e2 <USBD_GetConfig+0x2e>
 80093dc:	2b00      	cmp	r3, #0
 80093de:	dc03      	bgt.n	80093e8 <USBD_GetConfig+0x34>
 80093e0:	e015      	b.n	800940e <USBD_GetConfig+0x5a>
 80093e2:	2b03      	cmp	r3, #3
 80093e4:	d00b      	beq.n	80093fe <USBD_GetConfig+0x4a>
 80093e6:	e012      	b.n	800940e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3308      	adds	r3, #8
 80093f2:	2201      	movs	r2, #1
 80093f4:	4619      	mov	r1, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f93c 	bl	8009674 <USBD_CtlSendData>
        break;
 80093fc:	e00c      	b.n	8009418 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	3304      	adds	r3, #4
 8009402:	2201      	movs	r2, #1
 8009404:	4619      	mov	r1, r3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f934 	bl	8009674 <USBD_CtlSendData>
        break;
 800940c:	e004      	b.n	8009418 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f8be 	bl	8009592 <USBD_CtlError>
        break;
 8009416:	bf00      	nop
}
 8009418:	bf00      	nop
 800941a:	3708      	adds	r7, #8
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009430:	b2db      	uxtb	r3, r3
 8009432:	3b01      	subs	r3, #1
 8009434:	2b02      	cmp	r3, #2
 8009436:	d81e      	bhi.n	8009476 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	88db      	ldrh	r3, [r3, #6]
 800943c:	2b02      	cmp	r3, #2
 800943e:	d004      	beq.n	800944a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009440:	6839      	ldr	r1, [r7, #0]
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 f8a5 	bl	8009592 <USBD_CtlError>
        break;
 8009448:	e01a      	b.n	8009480 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2201      	movs	r2, #1
 800944e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009456:	2b00      	cmp	r3, #0
 8009458:	d005      	beq.n	8009466 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	f043 0202 	orr.w	r2, r3, #2
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	330c      	adds	r3, #12
 800946a:	2202      	movs	r2, #2
 800946c:	4619      	mov	r1, r3
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f900 	bl	8009674 <USBD_CtlSendData>
      break;
 8009474:	e004      	b.n	8009480 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009476:	6839      	ldr	r1, [r7, #0]
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 f88a 	bl	8009592 <USBD_CtlError>
      break;
 800947e:	bf00      	nop
  }
}
 8009480:	bf00      	nop
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	885b      	ldrh	r3, [r3, #2]
 8009496:	2b01      	cmp	r3, #1
 8009498:	d107      	bne.n	80094aa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f940 	bl	8009728 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80094a8:	e013      	b.n	80094d2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	885b      	ldrh	r3, [r3, #2]
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d10b      	bne.n	80094ca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	889b      	ldrh	r3, [r3, #4]
 80094b6:	0a1b      	lsrs	r3, r3, #8
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	b2da      	uxtb	r2, r3
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f000 f930 	bl	8009728 <USBD_CtlSendStatus>
}
 80094c8:	e003      	b.n	80094d2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80094ca:	6839      	ldr	r1, [r7, #0]
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 f860 	bl	8009592 <USBD_CtlError>
}
 80094d2:	bf00      	nop
 80094d4:	3708      	adds	r7, #8
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b082      	sub	sp, #8
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
 80094e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	3b01      	subs	r3, #1
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	d80b      	bhi.n	800950a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	885b      	ldrh	r3, [r3, #2]
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d10c      	bne.n	8009514 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f910 	bl	8009728 <USBD_CtlSendStatus>
      }
      break;
 8009508:	e004      	b.n	8009514 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800950a:	6839      	ldr	r1, [r7, #0]
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f840 	bl	8009592 <USBD_CtlError>
      break;
 8009512:	e000      	b.n	8009516 <USBD_ClrFeature+0x3c>
      break;
 8009514:	bf00      	nop
  }
}
 8009516:	bf00      	nop
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b084      	sub	sp, #16
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
 8009526:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	781a      	ldrb	r2, [r3, #0]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	3301      	adds	r3, #1
 8009538:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	781a      	ldrb	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3301      	adds	r3, #1
 8009546:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f7ff fa17 	bl	800897c <SWAPBYTE>
 800954e:	4603      	mov	r3, r0
 8009550:	461a      	mov	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	3301      	adds	r3, #1
 800955a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	3301      	adds	r3, #1
 8009560:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f7ff fa0a 	bl	800897c <SWAPBYTE>
 8009568:	4603      	mov	r3, r0
 800956a:	461a      	mov	r2, r3
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	3301      	adds	r3, #1
 8009574:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3301      	adds	r3, #1
 800957a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f7ff f9fd 	bl	800897c <SWAPBYTE>
 8009582:	4603      	mov	r3, r0
 8009584:	461a      	mov	r2, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	80da      	strh	r2, [r3, #6]
}
 800958a:	bf00      	nop
 800958c:	3710      	adds	r7, #16
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009592:	b580      	push	{r7, lr}
 8009594:	b082      	sub	sp, #8
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
 800959a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800959c:	2180      	movs	r1, #128	; 0x80
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f003 fb3c 	bl	800cc1c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80095a4:	2100      	movs	r1, #0
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f003 fb38 	bl	800cc1c <USBD_LL_StallEP>
}
 80095ac:	bf00      	nop
 80095ae:	3708      	adds	r7, #8
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b086      	sub	sp, #24
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	60b9      	str	r1, [r7, #8]
 80095be:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80095c0:	2300      	movs	r3, #0
 80095c2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d036      	beq.n	8009638 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80095ce:	6938      	ldr	r0, [r7, #16]
 80095d0:	f000 f836 	bl	8009640 <USBD_GetLen>
 80095d4:	4603      	mov	r3, r0
 80095d6:	3301      	adds	r3, #1
 80095d8:	b29b      	uxth	r3, r3
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	b29a      	uxth	r2, r3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80095e2:	7dfb      	ldrb	r3, [r7, #23]
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	4413      	add	r3, r2
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	7812      	ldrb	r2, [r2, #0]
 80095ec:	701a      	strb	r2, [r3, #0]
  idx++;
 80095ee:	7dfb      	ldrb	r3, [r7, #23]
 80095f0:	3301      	adds	r3, #1
 80095f2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80095f4:	7dfb      	ldrb	r3, [r7, #23]
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	4413      	add	r3, r2
 80095fa:	2203      	movs	r2, #3
 80095fc:	701a      	strb	r2, [r3, #0]
  idx++;
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	3301      	adds	r3, #1
 8009602:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009604:	e013      	b.n	800962e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009606:	7dfb      	ldrb	r3, [r7, #23]
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	4413      	add	r3, r2
 800960c:	693a      	ldr	r2, [r7, #16]
 800960e:	7812      	ldrb	r2, [r2, #0]
 8009610:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	3301      	adds	r3, #1
 8009616:	613b      	str	r3, [r7, #16]
    idx++;
 8009618:	7dfb      	ldrb	r3, [r7, #23]
 800961a:	3301      	adds	r3, #1
 800961c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800961e:	7dfb      	ldrb	r3, [r7, #23]
 8009620:	68ba      	ldr	r2, [r7, #8]
 8009622:	4413      	add	r3, r2
 8009624:	2200      	movs	r2, #0
 8009626:	701a      	strb	r2, [r3, #0]
    idx++;
 8009628:	7dfb      	ldrb	r3, [r7, #23]
 800962a:	3301      	adds	r3, #1
 800962c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1e7      	bne.n	8009606 <USBD_GetString+0x52>
 8009636:	e000      	b.n	800963a <USBD_GetString+0x86>
    return;
 8009638:	bf00      	nop
  }
}
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009640:	b480      	push	{r7}
 8009642:	b085      	sub	sp, #20
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009648:	2300      	movs	r3, #0
 800964a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009650:	e005      	b.n	800965e <USBD_GetLen+0x1e>
  {
    len++;
 8009652:	7bfb      	ldrb	r3, [r7, #15]
 8009654:	3301      	adds	r3, #1
 8009656:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	3301      	adds	r3, #1
 800965c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1f5      	bne.n	8009652 <USBD_GetLen+0x12>
  }

  return len;
 8009666:	7bfb      	ldrb	r3, [r7, #15]
}
 8009668:	4618      	mov	r0, r3
 800966a:	3714      	adds	r7, #20
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2202      	movs	r2, #2
 8009684:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	687a      	ldr	r2, [r7, #4]
 800968c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	68ba      	ldr	r2, [r7, #8]
 8009698:	2100      	movs	r1, #0
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f003 fb47 	bl	800cd2e <USBD_LL_Transmit>

  return USBD_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3710      	adds	r7, #16
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b084      	sub	sp, #16
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	60f8      	str	r0, [r7, #12]
 80096b2:	60b9      	str	r1, [r7, #8]
 80096b4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	68ba      	ldr	r2, [r7, #8]
 80096ba:	2100      	movs	r1, #0
 80096bc:	68f8      	ldr	r0, [r7, #12]
 80096be:	f003 fb36 	bl	800cd2e <USBD_LL_Transmit>

  return USBD_OK;
 80096c2:	2300      	movs	r3, #0
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2203      	movs	r2, #3
 80096dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	687a      	ldr	r2, [r7, #4]
 80096ec:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	68ba      	ldr	r2, [r7, #8]
 80096f4:	2100      	movs	r1, #0
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f003 fb3a 	bl	800cd70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3710      	adds	r7, #16
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b084      	sub	sp, #16
 800970a:	af00      	add	r7, sp, #0
 800970c:	60f8      	str	r0, [r7, #12]
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	2100      	movs	r1, #0
 8009718:	68f8      	ldr	r0, [r7, #12]
 800971a:	f003 fb29 	bl	800cd70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2204      	movs	r2, #4
 8009734:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009738:	2300      	movs	r3, #0
 800973a:	2200      	movs	r2, #0
 800973c:	2100      	movs	r1, #0
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f003 faf5 	bl	800cd2e <USBD_LL_Transmit>

  return USBD_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}

0800974e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800974e:	b580      	push	{r7, lr}
 8009750:	b082      	sub	sp, #8
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2205      	movs	r2, #5
 800975a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800975e:	2300      	movs	r3, #0
 8009760:	2200      	movs	r2, #0
 8009762:	2100      	movs	r1, #0
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f003 fb03 	bl	800cd70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009774:	b480      	push	{r7}
 8009776:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8009778:	bf00      	nop
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
	...

08009784 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800978a:	f3ef 8305 	mrs	r3, IPSR
 800978e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009790:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10f      	bne.n	80097b6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009796:	f3ef 8310 	mrs	r3, PRIMASK
 800979a:	607b      	str	r3, [r7, #4]
  return(result);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d105      	bne.n	80097ae <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097a2:	f3ef 8311 	mrs	r3, BASEPRI
 80097a6:	603b      	str	r3, [r7, #0]
  return(result);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d007      	beq.n	80097be <osKernelInitialize+0x3a>
 80097ae:	4b0e      	ldr	r3, [pc, #56]	; (80097e8 <osKernelInitialize+0x64>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d103      	bne.n	80097be <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80097b6:	f06f 0305 	mvn.w	r3, #5
 80097ba:	60fb      	str	r3, [r7, #12]
 80097bc:	e00c      	b.n	80097d8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80097be:	4b0a      	ldr	r3, [pc, #40]	; (80097e8 <osKernelInitialize+0x64>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d105      	bne.n	80097d2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80097c6:	4b08      	ldr	r3, [pc, #32]	; (80097e8 <osKernelInitialize+0x64>)
 80097c8:	2201      	movs	r2, #1
 80097ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	60fb      	str	r3, [r7, #12]
 80097d0:	e002      	b.n	80097d8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80097d2:	f04f 33ff 	mov.w	r3, #4294967295
 80097d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80097d8:	68fb      	ldr	r3, [r7, #12]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3714      	adds	r7, #20
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	20000ed4 	.word	0x20000ed4

080097ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097f2:	f3ef 8305 	mrs	r3, IPSR
 80097f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80097f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d10f      	bne.n	800981e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009802:	607b      	str	r3, [r7, #4]
  return(result);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d105      	bne.n	8009816 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800980a:	f3ef 8311 	mrs	r3, BASEPRI
 800980e:	603b      	str	r3, [r7, #0]
  return(result);
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d007      	beq.n	8009826 <osKernelStart+0x3a>
 8009816:	4b0f      	ldr	r3, [pc, #60]	; (8009854 <osKernelStart+0x68>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2b02      	cmp	r3, #2
 800981c:	d103      	bne.n	8009826 <osKernelStart+0x3a>
    stat = osErrorISR;
 800981e:	f06f 0305 	mvn.w	r3, #5
 8009822:	60fb      	str	r3, [r7, #12]
 8009824:	e010      	b.n	8009848 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009826:	4b0b      	ldr	r3, [pc, #44]	; (8009854 <osKernelStart+0x68>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d109      	bne.n	8009842 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800982e:	f7ff ffa1 	bl	8009774 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009832:	4b08      	ldr	r3, [pc, #32]	; (8009854 <osKernelStart+0x68>)
 8009834:	2202      	movs	r2, #2
 8009836:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009838:	f001 f8b4 	bl	800a9a4 <vTaskStartScheduler>
      stat = osOK;
 800983c:	2300      	movs	r3, #0
 800983e:	60fb      	str	r3, [r7, #12]
 8009840:	e002      	b.n	8009848 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8009842:	f04f 33ff 	mov.w	r3, #4294967295
 8009846:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009848:	68fb      	ldr	r3, [r7, #12]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	20000ed4 	.word	0x20000ed4

08009858 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009858:	b580      	push	{r7, lr}
 800985a:	b090      	sub	sp, #64	; 0x40
 800985c:	af04      	add	r7, sp, #16
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009864:	2300      	movs	r3, #0
 8009866:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009868:	f3ef 8305 	mrs	r3, IPSR
 800986c:	61fb      	str	r3, [r7, #28]
  return(result);
 800986e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8009870:	2b00      	cmp	r3, #0
 8009872:	f040 808f 	bne.w	8009994 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009876:	f3ef 8310 	mrs	r3, PRIMASK
 800987a:	61bb      	str	r3, [r7, #24]
  return(result);
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d105      	bne.n	800988e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009882:	f3ef 8311 	mrs	r3, BASEPRI
 8009886:	617b      	str	r3, [r7, #20]
  return(result);
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d003      	beq.n	8009896 <osThreadNew+0x3e>
 800988e:	4b44      	ldr	r3, [pc, #272]	; (80099a0 <osThreadNew+0x148>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2b02      	cmp	r3, #2
 8009894:	d07e      	beq.n	8009994 <osThreadNew+0x13c>
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d07b      	beq.n	8009994 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800989c:	2380      	movs	r3, #128	; 0x80
 800989e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80098a0:	2318      	movs	r3, #24
 80098a2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80098a4:	2300      	movs	r3, #0
 80098a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80098a8:	f04f 33ff 	mov.w	r3, #4294967295
 80098ac:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d045      	beq.n	8009940 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d002      	beq.n	80098c2 <osThreadNew+0x6a>
        name = attr->name;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d002      	beq.n	80098d0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	699b      	ldr	r3, [r3, #24]
 80098ce:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80098d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d008      	beq.n	80098e8 <osThreadNew+0x90>
 80098d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d8:	2b38      	cmp	r3, #56	; 0x38
 80098da:	d805      	bhi.n	80098e8 <osThreadNew+0x90>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	f003 0301 	and.w	r3, r3, #1
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d001      	beq.n	80098ec <osThreadNew+0x94>
        return (NULL);
 80098e8:	2300      	movs	r3, #0
 80098ea:	e054      	b.n	8009996 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	695b      	ldr	r3, [r3, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d003      	beq.n	80098fc <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	695b      	ldr	r3, [r3, #20]
 80098f8:	089b      	lsrs	r3, r3, #2
 80098fa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00e      	beq.n	8009922 <osThreadNew+0xca>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	2b5b      	cmp	r3, #91	; 0x5b
 800990a:	d90a      	bls.n	8009922 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009910:	2b00      	cmp	r3, #0
 8009912:	d006      	beq.n	8009922 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d002      	beq.n	8009922 <osThreadNew+0xca>
        mem = 1;
 800991c:	2301      	movs	r3, #1
 800991e:	623b      	str	r3, [r7, #32]
 8009920:	e010      	b.n	8009944 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d10c      	bne.n	8009944 <osThreadNew+0xec>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d108      	bne.n	8009944 <osThreadNew+0xec>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	691b      	ldr	r3, [r3, #16]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d104      	bne.n	8009944 <osThreadNew+0xec>
          mem = 0;
 800993a:	2300      	movs	r3, #0
 800993c:	623b      	str	r3, [r7, #32]
 800993e:	e001      	b.n	8009944 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8009940:	2300      	movs	r3, #0
 8009942:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009944:	6a3b      	ldr	r3, [r7, #32]
 8009946:	2b01      	cmp	r3, #1
 8009948:	d110      	bne.n	800996c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009952:	9202      	str	r2, [sp, #8]
 8009954:	9301      	str	r3, [sp, #4]
 8009956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009958:	9300      	str	r3, [sp, #0]
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800995e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 fe3f 	bl	800a5e4 <xTaskCreateStatic>
 8009966:	4603      	mov	r3, r0
 8009968:	613b      	str	r3, [r7, #16]
 800996a:	e013      	b.n	8009994 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800996c:	6a3b      	ldr	r3, [r7, #32]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d110      	bne.n	8009994 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009974:	b29a      	uxth	r2, r3
 8009976:	f107 0310 	add.w	r3, r7, #16
 800997a:	9301      	str	r3, [sp, #4]
 800997c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f000 fe90 	bl	800a6aa <xTaskCreate>
 800998a:	4603      	mov	r3, r0
 800998c:	2b01      	cmp	r3, #1
 800998e:	d001      	beq.n	8009994 <osThreadNew+0x13c>
          hTask = NULL;
 8009990:	2300      	movs	r3, #0
 8009992:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009994:	693b      	ldr	r3, [r7, #16]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3730      	adds	r7, #48	; 0x30
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	20000ed4 	.word	0x20000ed4

080099a4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099ac:	f3ef 8305 	mrs	r3, IPSR
 80099b0:	613b      	str	r3, [r7, #16]
  return(result);
 80099b2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10f      	bne.n	80099d8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099b8:	f3ef 8310 	mrs	r3, PRIMASK
 80099bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d105      	bne.n	80099d0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80099c4:	f3ef 8311 	mrs	r3, BASEPRI
 80099c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d007      	beq.n	80099e0 <osDelay+0x3c>
 80099d0:	4b0a      	ldr	r3, [pc, #40]	; (80099fc <osDelay+0x58>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d103      	bne.n	80099e0 <osDelay+0x3c>
    stat = osErrorISR;
 80099d8:	f06f 0305 	mvn.w	r3, #5
 80099dc:	617b      	str	r3, [r7, #20]
 80099de:	e007      	b.n	80099f0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80099e0:	2300      	movs	r3, #0
 80099e2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 ffa4 	bl	800a938 <vTaskDelay>
    }
  }

  return (stat);
 80099f0:	697b      	ldr	r3, [r7, #20]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3718      	adds	r7, #24
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	20000ed4 	.word	0x20000ed4

08009a00 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	4a07      	ldr	r2, [pc, #28]	; (8009a2c <vApplicationGetIdleTaskMemory+0x2c>)
 8009a10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	4a06      	ldr	r2, [pc, #24]	; (8009a30 <vApplicationGetIdleTaskMemory+0x30>)
 8009a16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2280      	movs	r2, #128	; 0x80
 8009a1c:	601a      	str	r2, [r3, #0]
}
 8009a1e:	bf00      	nop
 8009a20:	3714      	adds	r7, #20
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr
 8009a2a:	bf00      	nop
 8009a2c:	20000ed8 	.word	0x20000ed8
 8009a30:	20000f34 	.word	0x20000f34

08009a34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009a34:	b480      	push	{r7}
 8009a36:	b085      	sub	sp, #20
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	4a07      	ldr	r2, [pc, #28]	; (8009a60 <vApplicationGetTimerTaskMemory+0x2c>)
 8009a44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	4a06      	ldr	r2, [pc, #24]	; (8009a64 <vApplicationGetTimerTaskMemory+0x30>)
 8009a4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009a52:	601a      	str	r2, [r3, #0]
}
 8009a54:	bf00      	nop
 8009a56:	3714      	adds	r7, #20
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	20001134 	.word	0x20001134
 8009a64:	20001190 	.word	0x20001190

08009a68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f103 0208 	add.w	r2, r3, #8
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f103 0208 	add.w	r2, r3, #8
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f103 0208 	add.w	r2, r3, #8
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009a9c:	bf00      	nop
 8009a9e:	370c      	adds	r7, #12
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b083      	sub	sp, #12
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ab6:	bf00      	nop
 8009ab8:	370c      	adds	r7, #12
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr

08009ac2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ac2:	b480      	push	{r7}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	689a      	ldr	r2, [r3, #8]
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	683a      	ldr	r2, [r7, #0]
 8009ae6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	683a      	ldr	r2, [r7, #0]
 8009aec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	1c5a      	adds	r2, r3, #1
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	601a      	str	r2, [r3, #0]
}
 8009afe:	bf00      	nop
 8009b00:	3714      	adds	r7, #20
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr

08009b0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b0a:	b480      	push	{r7}
 8009b0c:	b085      	sub	sp, #20
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
 8009b12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b20:	d103      	bne.n	8009b2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	60fb      	str	r3, [r7, #12]
 8009b28:	e00c      	b.n	8009b44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	3308      	adds	r3, #8
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	e002      	b.n	8009b38 <vListInsert+0x2e>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	60fb      	str	r3, [r7, #12]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68ba      	ldr	r2, [r7, #8]
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d2f6      	bcs.n	8009b32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	685a      	ldr	r2, [r3, #4]
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	68fa      	ldr	r2, [r7, #12]
 8009b58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	683a      	ldr	r2, [r7, #0]
 8009b5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	1c5a      	adds	r2, r3, #1
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	601a      	str	r2, [r3, #0]
}
 8009b70:	bf00      	nop
 8009b72:	3714      	adds	r7, #20
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	691b      	ldr	r3, [r3, #16]
 8009b88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	687a      	ldr	r2, [r7, #4]
 8009b90:	6892      	ldr	r2, [r2, #8]
 8009b92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	6852      	ldr	r2, [r2, #4]
 8009b9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d103      	bne.n	8009bb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	689a      	ldr	r2, [r3, #8]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	1e5a      	subs	r2, r3, #1
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10c      	bne.n	8009bfe <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be8:	b672      	cpsid	i
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
 8009bf6:	b662      	cpsie	i
 8009bf8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009bfa:	bf00      	nop
 8009bfc:	e7fe      	b.n	8009bfc <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8009bfe:	f002 f8c5 	bl	800bd8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c0a:	68f9      	ldr	r1, [r7, #12]
 8009c0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009c0e:	fb01 f303 	mul.w	r3, r1, r3
 8009c12:	441a      	add	r2, r3
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	68f9      	ldr	r1, [r7, #12]
 8009c32:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009c34:	fb01 f303 	mul.w	r3, r1, r3
 8009c38:	441a      	add	r2, r3
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	22ff      	movs	r2, #255	; 0xff
 8009c42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	22ff      	movs	r2, #255	; 0xff
 8009c4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d114      	bne.n	8009c7e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	691b      	ldr	r3, [r3, #16]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d01a      	beq.n	8009c92 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3310      	adds	r3, #16
 8009c60:	4618      	mov	r0, r3
 8009c62:	f001 f949 	bl	800aef8 <xTaskRemoveFromEventList>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d012      	beq.n	8009c92 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009c6c:	4b0c      	ldr	r3, [pc, #48]	; (8009ca0 <xQueueGenericReset+0xd0>)
 8009c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c72:	601a      	str	r2, [r3, #0]
 8009c74:	f3bf 8f4f 	dsb	sy
 8009c78:	f3bf 8f6f 	isb	sy
 8009c7c:	e009      	b.n	8009c92 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	3310      	adds	r3, #16
 8009c82:	4618      	mov	r0, r3
 8009c84:	f7ff fef0 	bl	8009a68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	3324      	adds	r3, #36	; 0x24
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7ff feeb 	bl	8009a68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009c92:	f002 f8af 	bl	800bdf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009c96:	2301      	movs	r3, #1
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	e000ed04 	.word	0xe000ed04

08009ca4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b08e      	sub	sp, #56	; 0x38
 8009ca8:	af02      	add	r7, sp, #8
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10c      	bne.n	8009cd2 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8009cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbc:	b672      	cpsid	i
 8009cbe:	f383 8811 	msr	BASEPRI, r3
 8009cc2:	f3bf 8f6f 	isb	sy
 8009cc6:	f3bf 8f4f 	dsb	sy
 8009cca:	b662      	cpsie	i
 8009ccc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009cce:	bf00      	nop
 8009cd0:	e7fe      	b.n	8009cd0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10c      	bne.n	8009cf2 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cdc:	b672      	cpsid	i
 8009cde:	f383 8811 	msr	BASEPRI, r3
 8009ce2:	f3bf 8f6f 	isb	sy
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	b662      	cpsie	i
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009cee:	bf00      	nop
 8009cf0:	e7fe      	b.n	8009cf0 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d002      	beq.n	8009cfe <xQueueGenericCreateStatic+0x5a>
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <xQueueGenericCreateStatic+0x5e>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e000      	b.n	8009d04 <xQueueGenericCreateStatic+0x60>
 8009d02:	2300      	movs	r3, #0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d10c      	bne.n	8009d22 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8009d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d0c:	b672      	cpsid	i
 8009d0e:	f383 8811 	msr	BASEPRI, r3
 8009d12:	f3bf 8f6f 	isb	sy
 8009d16:	f3bf 8f4f 	dsb	sy
 8009d1a:	b662      	cpsie	i
 8009d1c:	623b      	str	r3, [r7, #32]
}
 8009d1e:	bf00      	nop
 8009d20:	e7fe      	b.n	8009d20 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d102      	bne.n	8009d2e <xQueueGenericCreateStatic+0x8a>
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d101      	bne.n	8009d32 <xQueueGenericCreateStatic+0x8e>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e000      	b.n	8009d34 <xQueueGenericCreateStatic+0x90>
 8009d32:	2300      	movs	r3, #0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d10c      	bne.n	8009d52 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d3c:	b672      	cpsid	i
 8009d3e:	f383 8811 	msr	BASEPRI, r3
 8009d42:	f3bf 8f6f 	isb	sy
 8009d46:	f3bf 8f4f 	dsb	sy
 8009d4a:	b662      	cpsie	i
 8009d4c:	61fb      	str	r3, [r7, #28]
}
 8009d4e:	bf00      	nop
 8009d50:	e7fe      	b.n	8009d50 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009d52:	2350      	movs	r3, #80	; 0x50
 8009d54:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	2b50      	cmp	r3, #80	; 0x50
 8009d5a:	d00c      	beq.n	8009d76 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d60:	b672      	cpsid	i
 8009d62:	f383 8811 	msr	BASEPRI, r3
 8009d66:	f3bf 8f6f 	isb	sy
 8009d6a:	f3bf 8f4f 	dsb	sy
 8009d6e:	b662      	cpsie	i
 8009d70:	61bb      	str	r3, [r7, #24]
}
 8009d72:	bf00      	nop
 8009d74:	e7fe      	b.n	8009d74 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009d76:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00d      	beq.n	8009d9e <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d84:	2201      	movs	r2, #1
 8009d86:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009d8a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	4613      	mov	r3, r2
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	68b9      	ldr	r1, [r7, #8]
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 f805 	bl	8009da8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3730      	adds	r7, #48	; 0x30
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
 8009db4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d103      	bne.n	8009dc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	69ba      	ldr	r2, [r7, #24]
 8009dc0:	601a      	str	r2, [r3, #0]
 8009dc2:	e002      	b.n	8009dca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	68fa      	ldr	r2, [r7, #12]
 8009dce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009dd0:	69bb      	ldr	r3, [r7, #24]
 8009dd2:	68ba      	ldr	r2, [r7, #8]
 8009dd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009dd6:	2101      	movs	r1, #1
 8009dd8:	69b8      	ldr	r0, [r7, #24]
 8009dda:	f7ff fef9 	bl	8009bd0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	78fa      	ldrb	r2, [r7, #3]
 8009de2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009de6:	bf00      	nop
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
	...

08009df0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08e      	sub	sp, #56	; 0x38
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	607a      	str	r2, [r7, #4]
 8009dfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10c      	bne.n	8009e26 <xQueueGenericSend+0x36>
	__asm volatile
 8009e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e10:	b672      	cpsid	i
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	b662      	cpsie	i
 8009e20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e22:	bf00      	nop
 8009e24:	e7fe      	b.n	8009e24 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d103      	bne.n	8009e34 <xQueueGenericSend+0x44>
 8009e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d101      	bne.n	8009e38 <xQueueGenericSend+0x48>
 8009e34:	2301      	movs	r3, #1
 8009e36:	e000      	b.n	8009e3a <xQueueGenericSend+0x4a>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d10c      	bne.n	8009e58 <xQueueGenericSend+0x68>
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e42:	b672      	cpsid	i
 8009e44:	f383 8811 	msr	BASEPRI, r3
 8009e48:	f3bf 8f6f 	isb	sy
 8009e4c:	f3bf 8f4f 	dsb	sy
 8009e50:	b662      	cpsie	i
 8009e52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e54:	bf00      	nop
 8009e56:	e7fe      	b.n	8009e56 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d103      	bne.n	8009e66 <xQueueGenericSend+0x76>
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d101      	bne.n	8009e6a <xQueueGenericSend+0x7a>
 8009e66:	2301      	movs	r3, #1
 8009e68:	e000      	b.n	8009e6c <xQueueGenericSend+0x7c>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d10c      	bne.n	8009e8a <xQueueGenericSend+0x9a>
	__asm volatile
 8009e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e74:	b672      	cpsid	i
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	b662      	cpsie	i
 8009e84:	623b      	str	r3, [r7, #32]
}
 8009e86:	bf00      	nop
 8009e88:	e7fe      	b.n	8009e88 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e8a:	f001 fa33 	bl	800b2f4 <xTaskGetSchedulerState>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d102      	bne.n	8009e9a <xQueueGenericSend+0xaa>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d101      	bne.n	8009e9e <xQueueGenericSend+0xae>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e000      	b.n	8009ea0 <xQueueGenericSend+0xb0>
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10c      	bne.n	8009ebe <xQueueGenericSend+0xce>
	__asm volatile
 8009ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea8:	b672      	cpsid	i
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	b662      	cpsie	i
 8009eb8:	61fb      	str	r3, [r7, #28]
}
 8009eba:	bf00      	nop
 8009ebc:	e7fe      	b.n	8009ebc <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009ebe:	f001 ff65 	bl	800bd8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d302      	bcc.n	8009ed4 <xQueueGenericSend+0xe4>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	d129      	bne.n	8009f28 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ed4:	683a      	ldr	r2, [r7, #0]
 8009ed6:	68b9      	ldr	r1, [r7, #8]
 8009ed8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009eda:	f000 fa15 	bl	800a308 <prvCopyDataToQueue>
 8009ede:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d010      	beq.n	8009f0a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eea:	3324      	adds	r3, #36	; 0x24
 8009eec:	4618      	mov	r0, r3
 8009eee:	f001 f803 	bl	800aef8 <xTaskRemoveFromEventList>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d013      	beq.n	8009f20 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ef8:	4b3f      	ldr	r3, [pc, #252]	; (8009ff8 <xQueueGenericSend+0x208>)
 8009efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	e00a      	b.n	8009f20 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d007      	beq.n	8009f20 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009f10:	4b39      	ldr	r3, [pc, #228]	; (8009ff8 <xQueueGenericSend+0x208>)
 8009f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f16:	601a      	str	r2, [r3, #0]
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009f20:	f001 ff68 	bl	800bdf4 <vPortExitCritical>
				return pdPASS;
 8009f24:	2301      	movs	r3, #1
 8009f26:	e063      	b.n	8009ff0 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d103      	bne.n	8009f36 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009f2e:	f001 ff61 	bl	800bdf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009f32:	2300      	movs	r3, #0
 8009f34:	e05c      	b.n	8009ff0 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d106      	bne.n	8009f4a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f3c:	f107 0314 	add.w	r3, r7, #20
 8009f40:	4618      	mov	r0, r3
 8009f42:	f001 f83f 	bl	800afc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f46:	2301      	movs	r3, #1
 8009f48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f4a:	f001 ff53 	bl	800bdf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f4e:	f000 fd93 	bl	800aa78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f52:	f001 ff1b 	bl	800bd8c <vPortEnterCritical>
 8009f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f5c:	b25b      	sxtb	r3, r3
 8009f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f62:	d103      	bne.n	8009f6c <xQueueGenericSend+0x17c>
 8009f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f66:	2200      	movs	r2, #0
 8009f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f72:	b25b      	sxtb	r3, r3
 8009f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f78:	d103      	bne.n	8009f82 <xQueueGenericSend+0x192>
 8009f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f82:	f001 ff37 	bl	800bdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f86:	1d3a      	adds	r2, r7, #4
 8009f88:	f107 0314 	add.w	r3, r7, #20
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f001 f82e 	bl	800aff0 <xTaskCheckForTimeOut>
 8009f94:	4603      	mov	r3, r0
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d124      	bne.n	8009fe4 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f9c:	f000 faac 	bl	800a4f8 <prvIsQueueFull>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d018      	beq.n	8009fd8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa8:	3310      	adds	r3, #16
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	4611      	mov	r1, r2
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 ff4e 	bl	800ae50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009fb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fb6:	f000 fa37 	bl	800a428 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009fba:	f000 fd6b 	bl	800aa94 <xTaskResumeAll>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f47f af7c 	bne.w	8009ebe <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8009fc6:	4b0c      	ldr	r3, [pc, #48]	; (8009ff8 <xQueueGenericSend+0x208>)
 8009fc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fcc:	601a      	str	r2, [r3, #0]
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	f3bf 8f6f 	isb	sy
 8009fd6:	e772      	b.n	8009ebe <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009fd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fda:	f000 fa25 	bl	800a428 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009fde:	f000 fd59 	bl	800aa94 <xTaskResumeAll>
 8009fe2:	e76c      	b.n	8009ebe <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009fe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fe6:	f000 fa1f 	bl	800a428 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fea:	f000 fd53 	bl	800aa94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009fee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3738      	adds	r7, #56	; 0x38
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	e000ed04 	.word	0xe000ed04

08009ffc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b08e      	sub	sp, #56	; 0x38
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a010:	2b00      	cmp	r3, #0
 800a012:	d10c      	bne.n	800a02e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800a014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a018:	b672      	cpsid	i
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	b662      	cpsie	i
 800a028:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a02a:	bf00      	nop
 800a02c:	e7fe      	b.n	800a02c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d103      	bne.n	800a03c <xQueueGenericSendFromISR+0x40>
 800a034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d101      	bne.n	800a040 <xQueueGenericSendFromISR+0x44>
 800a03c:	2301      	movs	r3, #1
 800a03e:	e000      	b.n	800a042 <xQueueGenericSendFromISR+0x46>
 800a040:	2300      	movs	r3, #0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d10c      	bne.n	800a060 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04a:	b672      	cpsid	i
 800a04c:	f383 8811 	msr	BASEPRI, r3
 800a050:	f3bf 8f6f 	isb	sy
 800a054:	f3bf 8f4f 	dsb	sy
 800a058:	b662      	cpsie	i
 800a05a:	623b      	str	r3, [r7, #32]
}
 800a05c:	bf00      	nop
 800a05e:	e7fe      	b.n	800a05e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	2b02      	cmp	r3, #2
 800a064:	d103      	bne.n	800a06e <xQueueGenericSendFromISR+0x72>
 800a066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d101      	bne.n	800a072 <xQueueGenericSendFromISR+0x76>
 800a06e:	2301      	movs	r3, #1
 800a070:	e000      	b.n	800a074 <xQueueGenericSendFromISR+0x78>
 800a072:	2300      	movs	r3, #0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10c      	bne.n	800a092 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800a078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07c:	b672      	cpsid	i
 800a07e:	f383 8811 	msr	BASEPRI, r3
 800a082:	f3bf 8f6f 	isb	sy
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	b662      	cpsie	i
 800a08c:	61fb      	str	r3, [r7, #28]
}
 800a08e:	bf00      	nop
 800a090:	e7fe      	b.n	800a090 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a092:	f001 ff63 	bl	800bf5c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a096:	f3ef 8211 	mrs	r2, BASEPRI
 800a09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09e:	b672      	cpsid	i
 800a0a0:	f383 8811 	msr	BASEPRI, r3
 800a0a4:	f3bf 8f6f 	isb	sy
 800a0a8:	f3bf 8f4f 	dsb	sy
 800a0ac:	b662      	cpsie	i
 800a0ae:	61ba      	str	r2, [r7, #24]
 800a0b0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a0b2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a0b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a0ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d302      	bcc.n	800a0c8 <xQueueGenericSendFromISR+0xcc>
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d12c      	bne.n	800a122 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a0c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	68b9      	ldr	r1, [r7, #8]
 800a0d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0d8:	f000 f916 	bl	800a308 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a0dc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e4:	d112      	bne.n	800a10c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d016      	beq.n	800a11c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f0:	3324      	adds	r3, #36	; 0x24
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f000 ff00 	bl	800aef8 <xTaskRemoveFromEventList>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00e      	beq.n	800a11c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00b      	beq.n	800a11c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2201      	movs	r2, #1
 800a108:	601a      	str	r2, [r3, #0]
 800a10a:	e007      	b.n	800a11c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a10c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a110:	3301      	adds	r3, #1
 800a112:	b2db      	uxtb	r3, r3
 800a114:	b25a      	sxtb	r2, r3
 800a116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a11c:	2301      	movs	r3, #1
 800a11e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a120:	e001      	b.n	800a126 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a122:	2300      	movs	r3, #0
 800a124:	637b      	str	r3, [r7, #52]	; 0x34
 800a126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a128:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a130:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a134:	4618      	mov	r0, r3
 800a136:	3738      	adds	r7, #56	; 0x38
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b08c      	sub	sp, #48	; 0x30
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a148:	2300      	movs	r3, #0
 800a14a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10c      	bne.n	800a170 <xQueueReceive+0x34>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15a:	b672      	cpsid	i
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	b662      	cpsie	i
 800a16a:	623b      	str	r3, [r7, #32]
}
 800a16c:	bf00      	nop
 800a16e:	e7fe      	b.n	800a16e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d103      	bne.n	800a17e <xQueueReceive+0x42>
 800a176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <xQueueReceive+0x46>
 800a17e:	2301      	movs	r3, #1
 800a180:	e000      	b.n	800a184 <xQueueReceive+0x48>
 800a182:	2300      	movs	r3, #0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d10c      	bne.n	800a1a2 <xQueueReceive+0x66>
	__asm volatile
 800a188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18c:	b672      	cpsid	i
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	b662      	cpsie	i
 800a19c:	61fb      	str	r3, [r7, #28]
}
 800a19e:	bf00      	nop
 800a1a0:	e7fe      	b.n	800a1a0 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1a2:	f001 f8a7 	bl	800b2f4 <xTaskGetSchedulerState>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d102      	bne.n	800a1b2 <xQueueReceive+0x76>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d101      	bne.n	800a1b6 <xQueueReceive+0x7a>
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e000      	b.n	800a1b8 <xQueueReceive+0x7c>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d10c      	bne.n	800a1d6 <xQueueReceive+0x9a>
	__asm volatile
 800a1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c0:	b672      	cpsid	i
 800a1c2:	f383 8811 	msr	BASEPRI, r3
 800a1c6:	f3bf 8f6f 	isb	sy
 800a1ca:	f3bf 8f4f 	dsb	sy
 800a1ce:	b662      	cpsie	i
 800a1d0:	61bb      	str	r3, [r7, #24]
}
 800a1d2:	bf00      	nop
 800a1d4:	e7fe      	b.n	800a1d4 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a1d6:	f001 fdd9 	bl	800bd8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1de:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d01f      	beq.n	800a226 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a1e6:	68b9      	ldr	r1, [r7, #8]
 800a1e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1ea:	f000 f8f7 	bl	800a3dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f0:	1e5a      	subs	r2, r3, #1
 800a1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00f      	beq.n	800a21e <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a200:	3310      	adds	r3, #16
 800a202:	4618      	mov	r0, r3
 800a204:	f000 fe78 	bl	800aef8 <xTaskRemoveFromEventList>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d007      	beq.n	800a21e <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a20e:	4b3d      	ldr	r3, [pc, #244]	; (800a304 <xQueueReceive+0x1c8>)
 800a210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a214:	601a      	str	r2, [r3, #0]
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a21e:	f001 fde9 	bl	800bdf4 <vPortExitCritical>
				return pdPASS;
 800a222:	2301      	movs	r3, #1
 800a224:	e069      	b.n	800a2fa <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d103      	bne.n	800a234 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a22c:	f001 fde2 	bl	800bdf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a230:	2300      	movs	r3, #0
 800a232:	e062      	b.n	800a2fa <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a236:	2b00      	cmp	r3, #0
 800a238:	d106      	bne.n	800a248 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a23a:	f107 0310 	add.w	r3, r7, #16
 800a23e:	4618      	mov	r0, r3
 800a240:	f000 fec0 	bl	800afc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a244:	2301      	movs	r3, #1
 800a246:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a248:	f001 fdd4 	bl	800bdf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a24c:	f000 fc14 	bl	800aa78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a250:	f001 fd9c 	bl	800bd8c <vPortEnterCritical>
 800a254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a256:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a25a:	b25b      	sxtb	r3, r3
 800a25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a260:	d103      	bne.n	800a26a <xQueueReceive+0x12e>
 800a262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a264:	2200      	movs	r2, #0
 800a266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a270:	b25b      	sxtb	r3, r3
 800a272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a276:	d103      	bne.n	800a280 <xQueueReceive+0x144>
 800a278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a27a:	2200      	movs	r2, #0
 800a27c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a280:	f001 fdb8 	bl	800bdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a284:	1d3a      	adds	r2, r7, #4
 800a286:	f107 0310 	add.w	r3, r7, #16
 800a28a:	4611      	mov	r1, r2
 800a28c:	4618      	mov	r0, r3
 800a28e:	f000 feaf 	bl	800aff0 <xTaskCheckForTimeOut>
 800a292:	4603      	mov	r3, r0
 800a294:	2b00      	cmp	r3, #0
 800a296:	d123      	bne.n	800a2e0 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a29a:	f000 f917 	bl	800a4cc <prvIsQueueEmpty>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d017      	beq.n	800a2d4 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a6:	3324      	adds	r3, #36	; 0x24
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f000 fdcf 	bl	800ae50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a2b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2b4:	f000 f8b8 	bl	800a428 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a2b8:	f000 fbec 	bl	800aa94 <xTaskResumeAll>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d189      	bne.n	800a1d6 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800a2c2:	4b10      	ldr	r3, [pc, #64]	; (800a304 <xQueueReceive+0x1c8>)
 800a2c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2c8:	601a      	str	r2, [r3, #0]
 800a2ca:	f3bf 8f4f 	dsb	sy
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	e780      	b.n	800a1d6 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a2d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2d6:	f000 f8a7 	bl	800a428 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a2da:	f000 fbdb 	bl	800aa94 <xTaskResumeAll>
 800a2de:	e77a      	b.n	800a1d6 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a2e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2e2:	f000 f8a1 	bl	800a428 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a2e6:	f000 fbd5 	bl	800aa94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2ec:	f000 f8ee 	bl	800a4cc <prvIsQueueEmpty>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f43f af6f 	beq.w	800a1d6 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a2f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3730      	adds	r7, #48	; 0x30
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	e000ed04 	.word	0xe000ed04

0800a308 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a314:	2300      	movs	r3, #0
 800a316:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a322:	2b00      	cmp	r3, #0
 800a324:	d10d      	bne.n	800a342 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d14d      	bne.n	800a3ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	4618      	mov	r0, r3
 800a334:	f000 fffc 	bl	800b330 <xTaskPriorityDisinherit>
 800a338:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	609a      	str	r2, [r3, #8]
 800a340:	e043      	b.n	800a3ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d119      	bne.n	800a37c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6858      	ldr	r0, [r3, #4]
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a350:	461a      	mov	r2, r3
 800a352:	68b9      	ldr	r1, [r7, #8]
 800a354:	f002 fdfa 	bl	800cf4c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a360:	441a      	add	r2, r3
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	685a      	ldr	r2, [r3, #4]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d32b      	bcc.n	800a3ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681a      	ldr	r2, [r3, #0]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	605a      	str	r2, [r3, #4]
 800a37a:	e026      	b.n	800a3ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	68d8      	ldr	r0, [r3, #12]
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a384:	461a      	mov	r2, r3
 800a386:	68b9      	ldr	r1, [r7, #8]
 800a388:	f002 fde0 	bl	800cf4c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	68da      	ldr	r2, [r3, #12]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a394:	425b      	negs	r3, r3
 800a396:	441a      	add	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	68da      	ldr	r2, [r3, #12]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d207      	bcs.n	800a3b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	689a      	ldr	r2, [r3, #8]
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3b0:	425b      	negs	r3, r3
 800a3b2:	441a      	add	r2, r3
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d105      	bne.n	800a3ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d002      	beq.n	800a3ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	3b01      	subs	r3, #1
 800a3c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	1c5a      	adds	r2, r3, #1
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a3d2:	697b      	ldr	r3, [r7, #20]
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3718      	adds	r7, #24
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d018      	beq.n	800a420 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	68da      	ldr	r2, [r3, #12]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3f6:	441a      	add	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	68da      	ldr	r2, [r3, #12]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	429a      	cmp	r2, r3
 800a406:	d303      	bcc.n	800a410 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	68d9      	ldr	r1, [r3, #12]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a418:	461a      	mov	r2, r3
 800a41a:	6838      	ldr	r0, [r7, #0]
 800a41c:	f002 fd96 	bl	800cf4c <memcpy>
	}
}
 800a420:	bf00      	nop
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a430:	f001 fcac 	bl	800bd8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a43a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a43c:	e011      	b.n	800a462 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a442:	2b00      	cmp	r3, #0
 800a444:	d012      	beq.n	800a46c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	3324      	adds	r3, #36	; 0x24
 800a44a:	4618      	mov	r0, r3
 800a44c:	f000 fd54 	bl	800aef8 <xTaskRemoveFromEventList>
 800a450:	4603      	mov	r3, r0
 800a452:	2b00      	cmp	r3, #0
 800a454:	d001      	beq.n	800a45a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a456:	f000 fe31 	bl	800b0bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a45a:	7bfb      	ldrb	r3, [r7, #15]
 800a45c:	3b01      	subs	r3, #1
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a466:	2b00      	cmp	r3, #0
 800a468:	dce9      	bgt.n	800a43e <prvUnlockQueue+0x16>
 800a46a:	e000      	b.n	800a46e <prvUnlockQueue+0x46>
					break;
 800a46c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	22ff      	movs	r2, #255	; 0xff
 800a472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a476:	f001 fcbd 	bl	800bdf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a47a:	f001 fc87 	bl	800bd8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a484:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a486:	e011      	b.n	800a4ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d012      	beq.n	800a4b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	3310      	adds	r3, #16
 800a494:	4618      	mov	r0, r3
 800a496:	f000 fd2f 	bl	800aef8 <xTaskRemoveFromEventList>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d001      	beq.n	800a4a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a4a0:	f000 fe0c 	bl	800b0bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a4a4:	7bbb      	ldrb	r3, [r7, #14]
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	dce9      	bgt.n	800a488 <prvUnlockQueue+0x60>
 800a4b4:	e000      	b.n	800a4b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a4b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	22ff      	movs	r2, #255	; 0xff
 800a4bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a4c0:	f001 fc98 	bl	800bdf4 <vPortExitCritical>
}
 800a4c4:	bf00      	nop
 800a4c6:	3710      	adds	r7, #16
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a4d4:	f001 fc5a 	bl	800bd8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d102      	bne.n	800a4e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	60fb      	str	r3, [r7, #12]
 800a4e4:	e001      	b.n	800a4ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a4ea:	f001 fc83 	bl	800bdf4 <vPortExitCritical>

	return xReturn;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3710      	adds	r7, #16
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a500:	f001 fc44 	bl	800bd8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d102      	bne.n	800a516 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a510:	2301      	movs	r3, #1
 800a512:	60fb      	str	r3, [r7, #12]
 800a514:	e001      	b.n	800a51a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a516:	2300      	movs	r3, #0
 800a518:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a51a:	f001 fc6b 	bl	800bdf4 <vPortExitCritical>

	return xReturn;
 800a51e:	68fb      	ldr	r3, [r7, #12]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3710      	adds	r7, #16
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a532:	2300      	movs	r3, #0
 800a534:	60fb      	str	r3, [r7, #12]
 800a536:	e014      	b.n	800a562 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a538:	4a0f      	ldr	r2, [pc, #60]	; (800a578 <vQueueAddToRegistry+0x50>)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d10b      	bne.n	800a55c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a544:	490c      	ldr	r1, [pc, #48]	; (800a578 <vQueueAddToRegistry+0x50>)
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	683a      	ldr	r2, [r7, #0]
 800a54a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a54e:	4a0a      	ldr	r2, [pc, #40]	; (800a578 <vQueueAddToRegistry+0x50>)
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	00db      	lsls	r3, r3, #3
 800a554:	4413      	add	r3, r2
 800a556:	687a      	ldr	r2, [r7, #4]
 800a558:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a55a:	e006      	b.n	800a56a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	3301      	adds	r3, #1
 800a560:	60fb      	str	r3, [r7, #12]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2b07      	cmp	r3, #7
 800a566:	d9e7      	bls.n	800a538 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a568:	bf00      	nop
 800a56a:	bf00      	nop
 800a56c:	3714      	adds	r7, #20
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr
 800a576:	bf00      	nop
 800a578:	20001590 	.word	0x20001590

0800a57c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b086      	sub	sp, #24
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a58c:	f001 fbfe 	bl	800bd8c <vPortEnterCritical>
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a596:	b25b      	sxtb	r3, r3
 800a598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59c:	d103      	bne.n	800a5a6 <vQueueWaitForMessageRestricted+0x2a>
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5ac:	b25b      	sxtb	r3, r3
 800a5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5b2:	d103      	bne.n	800a5bc <vQueueWaitForMessageRestricted+0x40>
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a5bc:	f001 fc1a 	bl	800bdf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d106      	bne.n	800a5d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	3324      	adds	r3, #36	; 0x24
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	68b9      	ldr	r1, [r7, #8]
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f000 fc63 	bl	800ae9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a5d6:	6978      	ldr	r0, [r7, #20]
 800a5d8:	f7ff ff26 	bl	800a428 <prvUnlockQueue>
	}
 800a5dc:	bf00      	nop
 800a5de:	3718      	adds	r7, #24
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b08e      	sub	sp, #56	; 0x38
 800a5e8:	af04      	add	r7, sp, #16
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
 800a5f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a5f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d10c      	bne.n	800a612 <xTaskCreateStatic+0x2e>
	__asm volatile
 800a5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fc:	b672      	cpsid	i
 800a5fe:	f383 8811 	msr	BASEPRI, r3
 800a602:	f3bf 8f6f 	isb	sy
 800a606:	f3bf 8f4f 	dsb	sy
 800a60a:	b662      	cpsie	i
 800a60c:	623b      	str	r3, [r7, #32]
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800a612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10c      	bne.n	800a632 <xTaskCreateStatic+0x4e>
	__asm volatile
 800a618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61c:	b672      	cpsid	i
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	b662      	cpsie	i
 800a62c:	61fb      	str	r3, [r7, #28]
}
 800a62e:	bf00      	nop
 800a630:	e7fe      	b.n	800a630 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a632:	235c      	movs	r3, #92	; 0x5c
 800a634:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	2b5c      	cmp	r3, #92	; 0x5c
 800a63a:	d00c      	beq.n	800a656 <xTaskCreateStatic+0x72>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a640:	b672      	cpsid	i
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	b662      	cpsie	i
 800a650:	61bb      	str	r3, [r7, #24]
}
 800a652:	bf00      	nop
 800a654:	e7fe      	b.n	800a654 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a656:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d01e      	beq.n	800a69c <xTaskCreateStatic+0xb8>
 800a65e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a660:	2b00      	cmp	r3, #0
 800a662:	d01b      	beq.n	800a69c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a666:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a66c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a66e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a670:	2202      	movs	r2, #2
 800a672:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a676:	2300      	movs	r3, #0
 800a678:	9303      	str	r3, [sp, #12]
 800a67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67c:	9302      	str	r3, [sp, #8]
 800a67e:	f107 0314 	add.w	r3, r7, #20
 800a682:	9301      	str	r3, [sp, #4]
 800a684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a686:	9300      	str	r3, [sp, #0]
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	687a      	ldr	r2, [r7, #4]
 800a68c:	68b9      	ldr	r1, [r7, #8]
 800a68e:	68f8      	ldr	r0, [r7, #12]
 800a690:	f000 f850 	bl	800a734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a694:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a696:	f000 f8df 	bl	800a858 <prvAddNewTaskToReadyList>
 800a69a:	e001      	b.n	800a6a0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800a69c:	2300      	movs	r3, #0
 800a69e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a6a0:	697b      	ldr	r3, [r7, #20]
	}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3728      	adds	r7, #40	; 0x28
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}

0800a6aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a6aa:	b580      	push	{r7, lr}
 800a6ac:	b08c      	sub	sp, #48	; 0x30
 800a6ae:	af04      	add	r7, sp, #16
 800a6b0:	60f8      	str	r0, [r7, #12]
 800a6b2:	60b9      	str	r1, [r7, #8]
 800a6b4:	603b      	str	r3, [r7, #0]
 800a6b6:	4613      	mov	r3, r2
 800a6b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a6ba:	88fb      	ldrh	r3, [r7, #6]
 800a6bc:	009b      	lsls	r3, r3, #2
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f001 fc90 	bl	800bfe4 <pvPortMalloc>
 800a6c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d00e      	beq.n	800a6ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a6cc:	205c      	movs	r0, #92	; 0x5c
 800a6ce:	f001 fc89 	bl	800bfe4 <pvPortMalloc>
 800a6d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a6d4:	69fb      	ldr	r3, [r7, #28]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d003      	beq.n	800a6e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a6da:	69fb      	ldr	r3, [r7, #28]
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	631a      	str	r2, [r3, #48]	; 0x30
 800a6e0:	e005      	b.n	800a6ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a6e2:	6978      	ldr	r0, [r7, #20]
 800a6e4:	f001 fd48 	bl	800c178 <vPortFree>
 800a6e8:	e001      	b.n	800a6ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d017      	beq.n	800a724 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a6f4:	69fb      	ldr	r3, [r7, #28]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a6fc:	88fa      	ldrh	r2, [r7, #6]
 800a6fe:	2300      	movs	r3, #0
 800a700:	9303      	str	r3, [sp, #12]
 800a702:	69fb      	ldr	r3, [r7, #28]
 800a704:	9302      	str	r3, [sp, #8]
 800a706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a708:	9301      	str	r3, [sp, #4]
 800a70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	68b9      	ldr	r1, [r7, #8]
 800a712:	68f8      	ldr	r0, [r7, #12]
 800a714:	f000 f80e 	bl	800a734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a718:	69f8      	ldr	r0, [r7, #28]
 800a71a:	f000 f89d 	bl	800a858 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a71e:	2301      	movs	r3, #1
 800a720:	61bb      	str	r3, [r7, #24]
 800a722:	e002      	b.n	800a72a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a724:	f04f 33ff 	mov.w	r3, #4294967295
 800a728:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a72a:	69bb      	ldr	r3, [r7, #24]
	}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3720      	adds	r7, #32
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b088      	sub	sp, #32
 800a738:	af00      	add	r7, sp, #0
 800a73a:	60f8      	str	r0, [r7, #12]
 800a73c:	60b9      	str	r1, [r7, #8]
 800a73e:	607a      	str	r2, [r7, #4]
 800a740:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a744:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	461a      	mov	r2, r3
 800a74c:	21a5      	movs	r1, #165	; 0xa5
 800a74e:	f002 fc0b 	bl	800cf68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a754:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a756:	6879      	ldr	r1, [r7, #4]
 800a758:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800a75c:	440b      	add	r3, r1
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	f023 0307 	bic.w	r3, r3, #7
 800a76a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	f003 0307 	and.w	r3, r3, #7
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00c      	beq.n	800a790 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77a:	b672      	cpsid	i
 800a77c:	f383 8811 	msr	BASEPRI, r3
 800a780:	f3bf 8f6f 	isb	sy
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	b662      	cpsie	i
 800a78a:	617b      	str	r3, [r7, #20]
}
 800a78c:	bf00      	nop
 800a78e:	e7fe      	b.n	800a78e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d01f      	beq.n	800a7d6 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a796:	2300      	movs	r3, #0
 800a798:	61fb      	str	r3, [r7, #28]
 800a79a:	e012      	b.n	800a7c2 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a79c:	68ba      	ldr	r2, [r7, #8]
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	7819      	ldrb	r1, [r3, #0]
 800a7a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	4413      	add	r3, r2
 800a7aa:	3334      	adds	r3, #52	; 0x34
 800a7ac:	460a      	mov	r2, r1
 800a7ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a7b0:	68ba      	ldr	r2, [r7, #8]
 800a7b2:	69fb      	ldr	r3, [r7, #28]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d006      	beq.n	800a7ca <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	3301      	adds	r3, #1
 800a7c0:	61fb      	str	r3, [r7, #28]
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	2b0f      	cmp	r3, #15
 800a7c6:	d9e9      	bls.n	800a79c <prvInitialiseNewTask+0x68>
 800a7c8:	e000      	b.n	800a7cc <prvInitialiseNewTask+0x98>
			{
				break;
 800a7ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a7d4:	e003      	b.n	800a7de <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a7de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e0:	2b37      	cmp	r3, #55	; 0x37
 800a7e2:	d901      	bls.n	800a7e8 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a7e4:	2337      	movs	r3, #55	; 0x37
 800a7e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7fc:	3304      	adds	r3, #4
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7ff f952 	bl	8009aa8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a806:	3318      	adds	r3, #24
 800a808:	4618      	mov	r0, r3
 800a80a:	f7ff f94d 	bl	8009aa8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a812:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a816:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a822:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a826:	2200      	movs	r2, #0
 800a828:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	68f9      	ldr	r1, [r7, #12]
 800a836:	69b8      	ldr	r0, [r7, #24]
 800a838:	f001 f99c 	bl	800bb74 <pxPortInitialiseStack>
 800a83c:	4602      	mov	r2, r0
 800a83e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a840:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a844:	2b00      	cmp	r3, #0
 800a846:	d002      	beq.n	800a84e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a84a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a84c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a84e:	bf00      	nop
 800a850:	3720      	adds	r7, #32
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
	...

0800a858 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a860:	f001 fa94 	bl	800bd8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a864:	4b2d      	ldr	r3, [pc, #180]	; (800a91c <prvAddNewTaskToReadyList+0xc4>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	3301      	adds	r3, #1
 800a86a:	4a2c      	ldr	r2, [pc, #176]	; (800a91c <prvAddNewTaskToReadyList+0xc4>)
 800a86c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a86e:	4b2c      	ldr	r3, [pc, #176]	; (800a920 <prvAddNewTaskToReadyList+0xc8>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d109      	bne.n	800a88a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a876:	4a2a      	ldr	r2, [pc, #168]	; (800a920 <prvAddNewTaskToReadyList+0xc8>)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a87c:	4b27      	ldr	r3, [pc, #156]	; (800a91c <prvAddNewTaskToReadyList+0xc4>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d110      	bne.n	800a8a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a884:	f000 fc3e 	bl	800b104 <prvInitialiseTaskLists>
 800a888:	e00d      	b.n	800a8a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a88a:	4b26      	ldr	r3, [pc, #152]	; (800a924 <prvAddNewTaskToReadyList+0xcc>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d109      	bne.n	800a8a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a892:	4b23      	ldr	r3, [pc, #140]	; (800a920 <prvAddNewTaskToReadyList+0xc8>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d802      	bhi.n	800a8a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a8a0:	4a1f      	ldr	r2, [pc, #124]	; (800a920 <prvAddNewTaskToReadyList+0xc8>)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a8a6:	4b20      	ldr	r3, [pc, #128]	; (800a928 <prvAddNewTaskToReadyList+0xd0>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	4a1e      	ldr	r2, [pc, #120]	; (800a928 <prvAddNewTaskToReadyList+0xd0>)
 800a8ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a8b0:	4b1d      	ldr	r3, [pc, #116]	; (800a928 <prvAddNewTaskToReadyList+0xd0>)
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8bc:	4b1b      	ldr	r3, [pc, #108]	; (800a92c <prvAddNewTaskToReadyList+0xd4>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d903      	bls.n	800a8cc <prvAddNewTaskToReadyList+0x74>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8c8:	4a18      	ldr	r2, [pc, #96]	; (800a92c <prvAddNewTaskToReadyList+0xd4>)
 800a8ca:	6013      	str	r3, [r2, #0]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8d0:	4613      	mov	r3, r2
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	4413      	add	r3, r2
 800a8d6:	009b      	lsls	r3, r3, #2
 800a8d8:	4a15      	ldr	r2, [pc, #84]	; (800a930 <prvAddNewTaskToReadyList+0xd8>)
 800a8da:	441a      	add	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	3304      	adds	r3, #4
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	4610      	mov	r0, r2
 800a8e4:	f7ff f8ed 	bl	8009ac2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a8e8:	f001 fa84 	bl	800bdf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a8ec:	4b0d      	ldr	r3, [pc, #52]	; (800a924 <prvAddNewTaskToReadyList+0xcc>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d00e      	beq.n	800a912 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a8f4:	4b0a      	ldr	r3, [pc, #40]	; (800a920 <prvAddNewTaskToReadyList+0xc8>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d207      	bcs.n	800a912 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a902:	4b0c      	ldr	r3, [pc, #48]	; (800a934 <prvAddNewTaskToReadyList+0xdc>)
 800a904:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a908:	601a      	str	r2, [r3, #0]
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a912:	bf00      	nop
 800a914:	3708      	adds	r7, #8
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	20001aa4 	.word	0x20001aa4
 800a920:	200015d0 	.word	0x200015d0
 800a924:	20001ab0 	.word	0x20001ab0
 800a928:	20001ac0 	.word	0x20001ac0
 800a92c:	20001aac 	.word	0x20001aac
 800a930:	200015d4 	.word	0x200015d4
 800a934:	e000ed04 	.word	0xe000ed04

0800a938 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a940:	2300      	movs	r3, #0
 800a942:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d019      	beq.n	800a97e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a94a:	4b14      	ldr	r3, [pc, #80]	; (800a99c <vTaskDelay+0x64>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d00c      	beq.n	800a96c <vTaskDelay+0x34>
	__asm volatile
 800a952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a956:	b672      	cpsid	i
 800a958:	f383 8811 	msr	BASEPRI, r3
 800a95c:	f3bf 8f6f 	isb	sy
 800a960:	f3bf 8f4f 	dsb	sy
 800a964:	b662      	cpsie	i
 800a966:	60bb      	str	r3, [r7, #8]
}
 800a968:	bf00      	nop
 800a96a:	e7fe      	b.n	800a96a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800a96c:	f000 f884 	bl	800aa78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a970:	2100      	movs	r1, #0
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 fd4e 	bl	800b414 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a978:	f000 f88c 	bl	800aa94 <xTaskResumeAll>
 800a97c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d107      	bne.n	800a994 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800a984:	4b06      	ldr	r3, [pc, #24]	; (800a9a0 <vTaskDelay+0x68>)
 800a986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a98a:	601a      	str	r2, [r3, #0]
 800a98c:	f3bf 8f4f 	dsb	sy
 800a990:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a994:	bf00      	nop
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	20001acc 	.word	0x20001acc
 800a9a0:	e000ed04 	.word	0xe000ed04

0800a9a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b08a      	sub	sp, #40	; 0x28
 800a9a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a9b2:	463a      	mov	r2, r7
 800a9b4:	1d39      	adds	r1, r7, #4
 800a9b6:	f107 0308 	add.w	r3, r7, #8
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7ff f820 	bl	8009a00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a9c0:	6839      	ldr	r1, [r7, #0]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	68ba      	ldr	r2, [r7, #8]
 800a9c6:	9202      	str	r2, [sp, #8]
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	9300      	str	r3, [sp, #0]
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	460a      	mov	r2, r1
 800a9d2:	4923      	ldr	r1, [pc, #140]	; (800aa60 <vTaskStartScheduler+0xbc>)
 800a9d4:	4823      	ldr	r0, [pc, #140]	; (800aa64 <vTaskStartScheduler+0xc0>)
 800a9d6:	f7ff fe05 	bl	800a5e4 <xTaskCreateStatic>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	4a22      	ldr	r2, [pc, #136]	; (800aa68 <vTaskStartScheduler+0xc4>)
 800a9de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a9e0:	4b21      	ldr	r3, [pc, #132]	; (800aa68 <vTaskStartScheduler+0xc4>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	617b      	str	r3, [r7, #20]
 800a9ec:	e001      	b.n	800a9f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d102      	bne.n	800a9fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a9f8:	f000 fd60 	bl	800b4bc <xTimerCreateTimerTask>
 800a9fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d118      	bne.n	800aa36 <vTaskStartScheduler+0x92>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	b672      	cpsid	i
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	b662      	cpsie	i
 800aa18:	613b      	str	r3, [r7, #16]
}
 800aa1a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aa1c:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <vTaskStartScheduler+0xc8>)
 800aa1e:	f04f 32ff 	mov.w	r2, #4294967295
 800aa22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aa24:	4b12      	ldr	r3, [pc, #72]	; (800aa70 <vTaskStartScheduler+0xcc>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa2a:	4b12      	ldr	r3, [pc, #72]	; (800aa74 <vTaskStartScheduler+0xd0>)
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aa30:	f001 f92e 	bl	800bc90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aa34:	e010      	b.n	800aa58 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa3c:	d10c      	bne.n	800aa58 <vTaskStartScheduler+0xb4>
	__asm volatile
 800aa3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa42:	b672      	cpsid	i
 800aa44:	f383 8811 	msr	BASEPRI, r3
 800aa48:	f3bf 8f6f 	isb	sy
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	b662      	cpsie	i
 800aa52:	60fb      	str	r3, [r7, #12]
}
 800aa54:	bf00      	nop
 800aa56:	e7fe      	b.n	800aa56 <vTaskStartScheduler+0xb2>
}
 800aa58:	bf00      	nop
 800aa5a:	3718      	adds	r7, #24
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}
 800aa60:	0800d208 	.word	0x0800d208
 800aa64:	0800b0d5 	.word	0x0800b0d5
 800aa68:	20001ac8 	.word	0x20001ac8
 800aa6c:	20001ac4 	.word	0x20001ac4
 800aa70:	20001ab0 	.word	0x20001ab0
 800aa74:	20001aa8 	.word	0x20001aa8

0800aa78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aa78:	b480      	push	{r7}
 800aa7a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800aa7c:	4b04      	ldr	r3, [pc, #16]	; (800aa90 <vTaskSuspendAll+0x18>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	3301      	adds	r3, #1
 800aa82:	4a03      	ldr	r2, [pc, #12]	; (800aa90 <vTaskSuspendAll+0x18>)
 800aa84:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800aa86:	bf00      	nop
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20001acc 	.word	0x20001acc

0800aa94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aaa2:	4b43      	ldr	r3, [pc, #268]	; (800abb0 <xTaskResumeAll+0x11c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10c      	bne.n	800aac4 <xTaskResumeAll+0x30>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaae:	b672      	cpsid	i
 800aab0:	f383 8811 	msr	BASEPRI, r3
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	f3bf 8f4f 	dsb	sy
 800aabc:	b662      	cpsie	i
 800aabe:	603b      	str	r3, [r7, #0]
}
 800aac0:	bf00      	nop
 800aac2:	e7fe      	b.n	800aac2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aac4:	f001 f962 	bl	800bd8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aac8:	4b39      	ldr	r3, [pc, #228]	; (800abb0 <xTaskResumeAll+0x11c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	3b01      	subs	r3, #1
 800aace:	4a38      	ldr	r2, [pc, #224]	; (800abb0 <xTaskResumeAll+0x11c>)
 800aad0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aad2:	4b37      	ldr	r3, [pc, #220]	; (800abb0 <xTaskResumeAll+0x11c>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d162      	bne.n	800aba0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aada:	4b36      	ldr	r3, [pc, #216]	; (800abb4 <xTaskResumeAll+0x120>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d05e      	beq.n	800aba0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aae2:	e02f      	b.n	800ab44 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aae4:	4b34      	ldr	r3, [pc, #208]	; (800abb8 <xTaskResumeAll+0x124>)
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	3318      	adds	r3, #24
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f7ff f843 	bl	8009b7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	3304      	adds	r3, #4
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7ff f83e 	bl	8009b7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab04:	4b2d      	ldr	r3, [pc, #180]	; (800abbc <xTaskResumeAll+0x128>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d903      	bls.n	800ab14 <xTaskResumeAll+0x80>
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab10:	4a2a      	ldr	r2, [pc, #168]	; (800abbc <xTaskResumeAll+0x128>)
 800ab12:	6013      	str	r3, [r2, #0]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab18:	4613      	mov	r3, r2
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4413      	add	r3, r2
 800ab1e:	009b      	lsls	r3, r3, #2
 800ab20:	4a27      	ldr	r2, [pc, #156]	; (800abc0 <xTaskResumeAll+0x12c>)
 800ab22:	441a      	add	r2, r3
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	3304      	adds	r3, #4
 800ab28:	4619      	mov	r1, r3
 800ab2a:	4610      	mov	r0, r2
 800ab2c:	f7fe ffc9 	bl	8009ac2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab34:	4b23      	ldr	r3, [pc, #140]	; (800abc4 <xTaskResumeAll+0x130>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d302      	bcc.n	800ab44 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800ab3e:	4b22      	ldr	r3, [pc, #136]	; (800abc8 <xTaskResumeAll+0x134>)
 800ab40:	2201      	movs	r2, #1
 800ab42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab44:	4b1c      	ldr	r3, [pc, #112]	; (800abb8 <xTaskResumeAll+0x124>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d1cb      	bne.n	800aae4 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d001      	beq.n	800ab56 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ab52:	f000 fbaf 	bl	800b2b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ab56:	4b1d      	ldr	r3, [pc, #116]	; (800abcc <xTaskResumeAll+0x138>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d010      	beq.n	800ab84 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ab62:	f000 f859 	bl	800ac18 <xTaskIncrementTick>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d002      	beq.n	800ab72 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800ab6c:	4b16      	ldr	r3, [pc, #88]	; (800abc8 <xTaskResumeAll+0x134>)
 800ab6e:	2201      	movs	r2, #1
 800ab70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	3b01      	subs	r3, #1
 800ab76:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d1f1      	bne.n	800ab62 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800ab7e:	4b13      	ldr	r3, [pc, #76]	; (800abcc <xTaskResumeAll+0x138>)
 800ab80:	2200      	movs	r2, #0
 800ab82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab84:	4b10      	ldr	r3, [pc, #64]	; (800abc8 <xTaskResumeAll+0x134>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d009      	beq.n	800aba0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab90:	4b0f      	ldr	r3, [pc, #60]	; (800abd0 <xTaskResumeAll+0x13c>)
 800ab92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab96:	601a      	str	r2, [r3, #0]
 800ab98:	f3bf 8f4f 	dsb	sy
 800ab9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aba0:	f001 f928 	bl	800bdf4 <vPortExitCritical>

	return xAlreadyYielded;
 800aba4:	68bb      	ldr	r3, [r7, #8]
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	20001acc 	.word	0x20001acc
 800abb4:	20001aa4 	.word	0x20001aa4
 800abb8:	20001a64 	.word	0x20001a64
 800abbc:	20001aac 	.word	0x20001aac
 800abc0:	200015d4 	.word	0x200015d4
 800abc4:	200015d0 	.word	0x200015d0
 800abc8:	20001ab8 	.word	0x20001ab8
 800abcc:	20001ab4 	.word	0x20001ab4
 800abd0:	e000ed04 	.word	0xe000ed04

0800abd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800abda:	4b05      	ldr	r3, [pc, #20]	; (800abf0 <xTaskGetTickCount+0x1c>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800abe0:	687b      	ldr	r3, [r7, #4]
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	370c      	adds	r7, #12
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	20001aa8 	.word	0x20001aa8

0800abf4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800abfa:	f001 f9af 	bl	800bf5c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800abfe:	2300      	movs	r3, #0
 800ac00:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ac02:	4b04      	ldr	r3, [pc, #16]	; (800ac14 <xTaskGetTickCountFromISR+0x20>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac08:	683b      	ldr	r3, [r7, #0]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3708      	adds	r7, #8
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	20001aa8 	.word	0x20001aa8

0800ac18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b086      	sub	sp, #24
 800ac1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac22:	4b50      	ldr	r3, [pc, #320]	; (800ad64 <xTaskIncrementTick+0x14c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	f040 808b 	bne.w	800ad42 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac2c:	4b4e      	ldr	r3, [pc, #312]	; (800ad68 <xTaskIncrementTick+0x150>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	3301      	adds	r3, #1
 800ac32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac34:	4a4c      	ldr	r2, [pc, #304]	; (800ad68 <xTaskIncrementTick+0x150>)
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d122      	bne.n	800ac86 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac40:	4b4a      	ldr	r3, [pc, #296]	; (800ad6c <xTaskIncrementTick+0x154>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00c      	beq.n	800ac64 <xTaskIncrementTick+0x4c>
	__asm volatile
 800ac4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4e:	b672      	cpsid	i
 800ac50:	f383 8811 	msr	BASEPRI, r3
 800ac54:	f3bf 8f6f 	isb	sy
 800ac58:	f3bf 8f4f 	dsb	sy
 800ac5c:	b662      	cpsie	i
 800ac5e:	603b      	str	r3, [r7, #0]
}
 800ac60:	bf00      	nop
 800ac62:	e7fe      	b.n	800ac62 <xTaskIncrementTick+0x4a>
 800ac64:	4b41      	ldr	r3, [pc, #260]	; (800ad6c <xTaskIncrementTick+0x154>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	60fb      	str	r3, [r7, #12]
 800ac6a:	4b41      	ldr	r3, [pc, #260]	; (800ad70 <xTaskIncrementTick+0x158>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	4a3f      	ldr	r2, [pc, #252]	; (800ad6c <xTaskIncrementTick+0x154>)
 800ac70:	6013      	str	r3, [r2, #0]
 800ac72:	4a3f      	ldr	r2, [pc, #252]	; (800ad70 <xTaskIncrementTick+0x158>)
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	6013      	str	r3, [r2, #0]
 800ac78:	4b3e      	ldr	r3, [pc, #248]	; (800ad74 <xTaskIncrementTick+0x15c>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	4a3d      	ldr	r2, [pc, #244]	; (800ad74 <xTaskIncrementTick+0x15c>)
 800ac80:	6013      	str	r3, [r2, #0]
 800ac82:	f000 fb17 	bl	800b2b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac86:	4b3c      	ldr	r3, [pc, #240]	; (800ad78 <xTaskIncrementTick+0x160>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	693a      	ldr	r2, [r7, #16]
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d349      	bcc.n	800ad24 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac90:	4b36      	ldr	r3, [pc, #216]	; (800ad6c <xTaskIncrementTick+0x154>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d104      	bne.n	800aca4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac9a:	4b37      	ldr	r3, [pc, #220]	; (800ad78 <xTaskIncrementTick+0x160>)
 800ac9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aca0:	601a      	str	r2, [r3, #0]
					break;
 800aca2:	e03f      	b.n	800ad24 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aca4:	4b31      	ldr	r3, [pc, #196]	; (800ad6c <xTaskIncrementTick+0x154>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800acb4:	693a      	ldr	r2, [r7, #16]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d203      	bcs.n	800acc4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800acbc:	4a2e      	ldr	r2, [pc, #184]	; (800ad78 <xTaskIncrementTick+0x160>)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800acc2:	e02f      	b.n	800ad24 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	3304      	adds	r3, #4
 800acc8:	4618      	mov	r0, r3
 800acca:	f7fe ff57 	bl	8009b7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d004      	beq.n	800ace0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	3318      	adds	r3, #24
 800acda:	4618      	mov	r0, r3
 800acdc:	f7fe ff4e 	bl	8009b7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ace4:	4b25      	ldr	r3, [pc, #148]	; (800ad7c <xTaskIncrementTick+0x164>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d903      	bls.n	800acf4 <xTaskIncrementTick+0xdc>
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acf0:	4a22      	ldr	r2, [pc, #136]	; (800ad7c <xTaskIncrementTick+0x164>)
 800acf2:	6013      	str	r3, [r2, #0]
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acf8:	4613      	mov	r3, r2
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	4413      	add	r3, r2
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4a1f      	ldr	r2, [pc, #124]	; (800ad80 <xTaskIncrementTick+0x168>)
 800ad02:	441a      	add	r2, r3
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	3304      	adds	r3, #4
 800ad08:	4619      	mov	r1, r3
 800ad0a:	4610      	mov	r0, r2
 800ad0c:	f7fe fed9 	bl	8009ac2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad14:	4b1b      	ldr	r3, [pc, #108]	; (800ad84 <xTaskIncrementTick+0x16c>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	d3b8      	bcc.n	800ac90 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad22:	e7b5      	b.n	800ac90 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad24:	4b17      	ldr	r3, [pc, #92]	; (800ad84 <xTaskIncrementTick+0x16c>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad2a:	4915      	ldr	r1, [pc, #84]	; (800ad80 <xTaskIncrementTick+0x168>)
 800ad2c:	4613      	mov	r3, r2
 800ad2e:	009b      	lsls	r3, r3, #2
 800ad30:	4413      	add	r3, r2
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	440b      	add	r3, r1
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d907      	bls.n	800ad4c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	617b      	str	r3, [r7, #20]
 800ad40:	e004      	b.n	800ad4c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ad42:	4b11      	ldr	r3, [pc, #68]	; (800ad88 <xTaskIncrementTick+0x170>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	3301      	adds	r3, #1
 800ad48:	4a0f      	ldr	r2, [pc, #60]	; (800ad88 <xTaskIncrementTick+0x170>)
 800ad4a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ad4c:	4b0f      	ldr	r3, [pc, #60]	; (800ad8c <xTaskIncrementTick+0x174>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d001      	beq.n	800ad58 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800ad54:	2301      	movs	r3, #1
 800ad56:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ad58:	697b      	ldr	r3, [r7, #20]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3718      	adds	r7, #24
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	20001acc 	.word	0x20001acc
 800ad68:	20001aa8 	.word	0x20001aa8
 800ad6c:	20001a5c 	.word	0x20001a5c
 800ad70:	20001a60 	.word	0x20001a60
 800ad74:	20001abc 	.word	0x20001abc
 800ad78:	20001ac4 	.word	0x20001ac4
 800ad7c:	20001aac 	.word	0x20001aac
 800ad80:	200015d4 	.word	0x200015d4
 800ad84:	200015d0 	.word	0x200015d0
 800ad88:	20001ab4 	.word	0x20001ab4
 800ad8c:	20001ab8 	.word	0x20001ab8

0800ad90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad90:	b480      	push	{r7}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad96:	4b29      	ldr	r3, [pc, #164]	; (800ae3c <vTaskSwitchContext+0xac>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d003      	beq.n	800ada6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ad9e:	4b28      	ldr	r3, [pc, #160]	; (800ae40 <vTaskSwitchContext+0xb0>)
 800ada0:	2201      	movs	r2, #1
 800ada2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ada4:	e043      	b.n	800ae2e <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800ada6:	4b26      	ldr	r3, [pc, #152]	; (800ae40 <vTaskSwitchContext+0xb0>)
 800ada8:	2200      	movs	r2, #0
 800adaa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adac:	4b25      	ldr	r3, [pc, #148]	; (800ae44 <vTaskSwitchContext+0xb4>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	60fb      	str	r3, [r7, #12]
 800adb2:	e012      	b.n	800adda <vTaskSwitchContext+0x4a>
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d10c      	bne.n	800add4 <vTaskSwitchContext+0x44>
	__asm volatile
 800adba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adbe:	b672      	cpsid	i
 800adc0:	f383 8811 	msr	BASEPRI, r3
 800adc4:	f3bf 8f6f 	isb	sy
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	b662      	cpsie	i
 800adce:	607b      	str	r3, [r7, #4]
}
 800add0:	bf00      	nop
 800add2:	e7fe      	b.n	800add2 <vTaskSwitchContext+0x42>
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	3b01      	subs	r3, #1
 800add8:	60fb      	str	r3, [r7, #12]
 800adda:	491b      	ldr	r1, [pc, #108]	; (800ae48 <vTaskSwitchContext+0xb8>)
 800addc:	68fa      	ldr	r2, [r7, #12]
 800adde:	4613      	mov	r3, r2
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	4413      	add	r3, r2
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	440b      	add	r3, r1
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d0e2      	beq.n	800adb4 <vTaskSwitchContext+0x24>
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	4613      	mov	r3, r2
 800adf2:	009b      	lsls	r3, r3, #2
 800adf4:	4413      	add	r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	4a13      	ldr	r2, [pc, #76]	; (800ae48 <vTaskSwitchContext+0xb8>)
 800adfa:	4413      	add	r3, r2
 800adfc:	60bb      	str	r3, [r7, #8]
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	685a      	ldr	r2, [r3, #4]
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	605a      	str	r2, [r3, #4]
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	685a      	ldr	r2, [r3, #4]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	3308      	adds	r3, #8
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d104      	bne.n	800ae1e <vTaskSwitchContext+0x8e>
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	685b      	ldr	r3, [r3, #4]
 800ae18:	685a      	ldr	r2, [r3, #4]
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	605a      	str	r2, [r3, #4]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	68db      	ldr	r3, [r3, #12]
 800ae24:	4a09      	ldr	r2, [pc, #36]	; (800ae4c <vTaskSwitchContext+0xbc>)
 800ae26:	6013      	str	r3, [r2, #0]
 800ae28:	4a06      	ldr	r2, [pc, #24]	; (800ae44 <vTaskSwitchContext+0xb4>)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6013      	str	r3, [r2, #0]
}
 800ae2e:	bf00      	nop
 800ae30:	3714      	adds	r7, #20
 800ae32:	46bd      	mov	sp, r7
 800ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	20001acc 	.word	0x20001acc
 800ae40:	20001ab8 	.word	0x20001ab8
 800ae44:	20001aac 	.word	0x20001aac
 800ae48:	200015d4 	.word	0x200015d4
 800ae4c:	200015d0 	.word	0x200015d0

0800ae50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d10c      	bne.n	800ae7a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800ae60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae64:	b672      	cpsid	i
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	b662      	cpsie	i
 800ae74:	60fb      	str	r3, [r7, #12]
}
 800ae76:	bf00      	nop
 800ae78:	e7fe      	b.n	800ae78 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae7a:	4b07      	ldr	r3, [pc, #28]	; (800ae98 <vTaskPlaceOnEventList+0x48>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	3318      	adds	r3, #24
 800ae80:	4619      	mov	r1, r3
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7fe fe41 	bl	8009b0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae88:	2101      	movs	r1, #1
 800ae8a:	6838      	ldr	r0, [r7, #0]
 800ae8c:	f000 fac2 	bl	800b414 <prvAddCurrentTaskToDelayedList>
}
 800ae90:	bf00      	nop
 800ae92:	3710      	adds	r7, #16
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	200015d0 	.word	0x200015d0

0800ae9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b086      	sub	sp, #24
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10c      	bne.n	800aec8 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb2:	b672      	cpsid	i
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	b662      	cpsie	i
 800aec2:	617b      	str	r3, [r7, #20]
}
 800aec4:	bf00      	nop
 800aec6:	e7fe      	b.n	800aec6 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aec8:	4b0a      	ldr	r3, [pc, #40]	; (800aef4 <vTaskPlaceOnEventListRestricted+0x58>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	3318      	adds	r3, #24
 800aece:	4619      	mov	r1, r3
 800aed0:	68f8      	ldr	r0, [r7, #12]
 800aed2:	f7fe fdf6 	bl	8009ac2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d002      	beq.n	800aee2 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800aedc:	f04f 33ff 	mov.w	r3, #4294967295
 800aee0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aee2:	6879      	ldr	r1, [r7, #4]
 800aee4:	68b8      	ldr	r0, [r7, #8]
 800aee6:	f000 fa95 	bl	800b414 <prvAddCurrentTaskToDelayedList>
	}
 800aeea:	bf00      	nop
 800aeec:	3718      	adds	r7, #24
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	200015d0 	.word	0x200015d0

0800aef8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	68db      	ldr	r3, [r3, #12]
 800af06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10c      	bne.n	800af28 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800af0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af12:	b672      	cpsid	i
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	b662      	cpsie	i
 800af22:	60fb      	str	r3, [r7, #12]
}
 800af24:	bf00      	nop
 800af26:	e7fe      	b.n	800af26 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	3318      	adds	r3, #24
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7fe fe25 	bl	8009b7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af32:	4b1e      	ldr	r3, [pc, #120]	; (800afac <xTaskRemoveFromEventList+0xb4>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d11d      	bne.n	800af76 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe fe1c 	bl	8009b7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af48:	4b19      	ldr	r3, [pc, #100]	; (800afb0 <xTaskRemoveFromEventList+0xb8>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	429a      	cmp	r2, r3
 800af4e:	d903      	bls.n	800af58 <xTaskRemoveFromEventList+0x60>
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af54:	4a16      	ldr	r2, [pc, #88]	; (800afb0 <xTaskRemoveFromEventList+0xb8>)
 800af56:	6013      	str	r3, [r2, #0]
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af5c:	4613      	mov	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	4413      	add	r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4a13      	ldr	r2, [pc, #76]	; (800afb4 <xTaskRemoveFromEventList+0xbc>)
 800af66:	441a      	add	r2, r3
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	3304      	adds	r3, #4
 800af6c:	4619      	mov	r1, r3
 800af6e:	4610      	mov	r0, r2
 800af70:	f7fe fda7 	bl	8009ac2 <vListInsertEnd>
 800af74:	e005      	b.n	800af82 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	3318      	adds	r3, #24
 800af7a:	4619      	mov	r1, r3
 800af7c:	480e      	ldr	r0, [pc, #56]	; (800afb8 <xTaskRemoveFromEventList+0xc0>)
 800af7e:	f7fe fda0 	bl	8009ac2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af86:	4b0d      	ldr	r3, [pc, #52]	; (800afbc <xTaskRemoveFromEventList+0xc4>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d905      	bls.n	800af9c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800af90:	2301      	movs	r3, #1
 800af92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800af94:	4b0a      	ldr	r3, [pc, #40]	; (800afc0 <xTaskRemoveFromEventList+0xc8>)
 800af96:	2201      	movs	r2, #1
 800af98:	601a      	str	r2, [r3, #0]
 800af9a:	e001      	b.n	800afa0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800af9c:	2300      	movs	r3, #0
 800af9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800afa0:	697b      	ldr	r3, [r7, #20]
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3718      	adds	r7, #24
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	20001acc 	.word	0x20001acc
 800afb0:	20001aac 	.word	0x20001aac
 800afb4:	200015d4 	.word	0x200015d4
 800afb8:	20001a64 	.word	0x20001a64
 800afbc:	200015d0 	.word	0x200015d0
 800afc0:	20001ab8 	.word	0x20001ab8

0800afc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800afcc:	4b06      	ldr	r3, [pc, #24]	; (800afe8 <vTaskInternalSetTimeOutState+0x24>)
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800afd4:	4b05      	ldr	r3, [pc, #20]	; (800afec <vTaskInternalSetTimeOutState+0x28>)
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	605a      	str	r2, [r3, #4]
}
 800afdc:	bf00      	nop
 800afde:	370c      	adds	r7, #12
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr
 800afe8:	20001abc 	.word	0x20001abc
 800afec:	20001aa8 	.word	0x20001aa8

0800aff0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b088      	sub	sp, #32
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d10c      	bne.n	800b01a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b004:	b672      	cpsid	i
 800b006:	f383 8811 	msr	BASEPRI, r3
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	f3bf 8f4f 	dsb	sy
 800b012:	b662      	cpsie	i
 800b014:	613b      	str	r3, [r7, #16]
}
 800b016:	bf00      	nop
 800b018:	e7fe      	b.n	800b018 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d10c      	bne.n	800b03a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800b020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b024:	b672      	cpsid	i
 800b026:	f383 8811 	msr	BASEPRI, r3
 800b02a:	f3bf 8f6f 	isb	sy
 800b02e:	f3bf 8f4f 	dsb	sy
 800b032:	b662      	cpsie	i
 800b034:	60fb      	str	r3, [r7, #12]
}
 800b036:	bf00      	nop
 800b038:	e7fe      	b.n	800b038 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800b03a:	f000 fea7 	bl	800bd8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b03e:	4b1d      	ldr	r3, [pc, #116]	; (800b0b4 <xTaskCheckForTimeOut+0xc4>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	69ba      	ldr	r2, [r7, #24]
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b056:	d102      	bne.n	800b05e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b058:	2300      	movs	r3, #0
 800b05a:	61fb      	str	r3, [r7, #28]
 800b05c:	e023      	b.n	800b0a6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	4b15      	ldr	r3, [pc, #84]	; (800b0b8 <xTaskCheckForTimeOut+0xc8>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	429a      	cmp	r2, r3
 800b068:	d007      	beq.n	800b07a <xTaskCheckForTimeOut+0x8a>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	69ba      	ldr	r2, [r7, #24]
 800b070:	429a      	cmp	r2, r3
 800b072:	d302      	bcc.n	800b07a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b074:	2301      	movs	r3, #1
 800b076:	61fb      	str	r3, [r7, #28]
 800b078:	e015      	b.n	800b0a6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	697a      	ldr	r2, [r7, #20]
 800b080:	429a      	cmp	r2, r3
 800b082:	d20b      	bcs.n	800b09c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	681a      	ldr	r2, [r3, #0]
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	1ad2      	subs	r2, r2, r3
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f7ff ff97 	bl	800afc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b096:	2300      	movs	r3, #0
 800b098:	61fb      	str	r3, [r7, #28]
 800b09a:	e004      	b.n	800b0a6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b0a6:	f000 fea5 	bl	800bdf4 <vPortExitCritical>

	return xReturn;
 800b0aa:	69fb      	ldr	r3, [r7, #28]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3720      	adds	r7, #32
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	20001aa8 	.word	0x20001aa8
 800b0b8:	20001abc 	.word	0x20001abc

0800b0bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b0bc:	b480      	push	{r7}
 800b0be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b0c0:	4b03      	ldr	r3, [pc, #12]	; (800b0d0 <vTaskMissedYield+0x14>)
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	601a      	str	r2, [r3, #0]
}
 800b0c6:	bf00      	nop
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ce:	4770      	bx	lr
 800b0d0:	20001ab8 	.word	0x20001ab8

0800b0d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b0dc:	f000 f852 	bl	800b184 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b0e0:	4b06      	ldr	r3, [pc, #24]	; (800b0fc <prvIdleTask+0x28>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d9f9      	bls.n	800b0dc <prvIdleTask+0x8>
			{
				taskYIELD();
 800b0e8:	4b05      	ldr	r3, [pc, #20]	; (800b100 <prvIdleTask+0x2c>)
 800b0ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b0f8:	e7f0      	b.n	800b0dc <prvIdleTask+0x8>
 800b0fa:	bf00      	nop
 800b0fc:	200015d4 	.word	0x200015d4
 800b100:	e000ed04 	.word	0xe000ed04

0800b104 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b082      	sub	sp, #8
 800b108:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b10a:	2300      	movs	r3, #0
 800b10c:	607b      	str	r3, [r7, #4]
 800b10e:	e00c      	b.n	800b12a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	4613      	mov	r3, r2
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4413      	add	r3, r2
 800b118:	009b      	lsls	r3, r3, #2
 800b11a:	4a12      	ldr	r2, [pc, #72]	; (800b164 <prvInitialiseTaskLists+0x60>)
 800b11c:	4413      	add	r3, r2
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fe fca2 	bl	8009a68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3301      	adds	r3, #1
 800b128:	607b      	str	r3, [r7, #4]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2b37      	cmp	r3, #55	; 0x37
 800b12e:	d9ef      	bls.n	800b110 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b130:	480d      	ldr	r0, [pc, #52]	; (800b168 <prvInitialiseTaskLists+0x64>)
 800b132:	f7fe fc99 	bl	8009a68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b136:	480d      	ldr	r0, [pc, #52]	; (800b16c <prvInitialiseTaskLists+0x68>)
 800b138:	f7fe fc96 	bl	8009a68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b13c:	480c      	ldr	r0, [pc, #48]	; (800b170 <prvInitialiseTaskLists+0x6c>)
 800b13e:	f7fe fc93 	bl	8009a68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b142:	480c      	ldr	r0, [pc, #48]	; (800b174 <prvInitialiseTaskLists+0x70>)
 800b144:	f7fe fc90 	bl	8009a68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b148:	480b      	ldr	r0, [pc, #44]	; (800b178 <prvInitialiseTaskLists+0x74>)
 800b14a:	f7fe fc8d 	bl	8009a68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b14e:	4b0b      	ldr	r3, [pc, #44]	; (800b17c <prvInitialiseTaskLists+0x78>)
 800b150:	4a05      	ldr	r2, [pc, #20]	; (800b168 <prvInitialiseTaskLists+0x64>)
 800b152:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b154:	4b0a      	ldr	r3, [pc, #40]	; (800b180 <prvInitialiseTaskLists+0x7c>)
 800b156:	4a05      	ldr	r2, [pc, #20]	; (800b16c <prvInitialiseTaskLists+0x68>)
 800b158:	601a      	str	r2, [r3, #0]
}
 800b15a:	bf00      	nop
 800b15c:	3708      	adds	r7, #8
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	200015d4 	.word	0x200015d4
 800b168:	20001a34 	.word	0x20001a34
 800b16c:	20001a48 	.word	0x20001a48
 800b170:	20001a64 	.word	0x20001a64
 800b174:	20001a78 	.word	0x20001a78
 800b178:	20001a90 	.word	0x20001a90
 800b17c:	20001a5c 	.word	0x20001a5c
 800b180:	20001a60 	.word	0x20001a60

0800b184 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b082      	sub	sp, #8
 800b188:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b18a:	e019      	b.n	800b1c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b18c:	f000 fdfe 	bl	800bd8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b190:	4b10      	ldr	r3, [pc, #64]	; (800b1d4 <prvCheckTasksWaitingTermination+0x50>)
 800b192:	68db      	ldr	r3, [r3, #12]
 800b194:	68db      	ldr	r3, [r3, #12]
 800b196:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	3304      	adds	r3, #4
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7fe fced 	bl	8009b7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b1a2:	4b0d      	ldr	r3, [pc, #52]	; (800b1d8 <prvCheckTasksWaitingTermination+0x54>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	3b01      	subs	r3, #1
 800b1a8:	4a0b      	ldr	r2, [pc, #44]	; (800b1d8 <prvCheckTasksWaitingTermination+0x54>)
 800b1aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b1ac:	4b0b      	ldr	r3, [pc, #44]	; (800b1dc <prvCheckTasksWaitingTermination+0x58>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	4a0a      	ldr	r2, [pc, #40]	; (800b1dc <prvCheckTasksWaitingTermination+0x58>)
 800b1b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b1b6:	f000 fe1d 	bl	800bdf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f000 f848 	bl	800b250 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1c0:	4b06      	ldr	r3, [pc, #24]	; (800b1dc <prvCheckTasksWaitingTermination+0x58>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d1e1      	bne.n	800b18c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1c8:	bf00      	nop
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20001a78 	.word	0x20001a78
 800b1d8:	20001aa4 	.word	0x20001aa4
 800b1dc:	20001a8c 	.word	0x20001a8c

0800b1e0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b085      	sub	sp, #20
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b1ec:	e005      	b.n	800b1fa <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	3301      	adds	r3, #1
 800b1f2:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	781b      	ldrb	r3, [r3, #0]
 800b1fe:	2ba5      	cmp	r3, #165	; 0xa5
 800b200:	d0f5      	beq.n	800b1ee <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	089b      	lsrs	r3, r3, #2
 800b206:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	b29b      	uxth	r3, r3
	}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b086      	sub	sp, #24
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d102      	bne.n	800b22c <uxTaskGetStackHighWaterMark+0x14>
 800b226:	4b09      	ldr	r3, [pc, #36]	; (800b24c <uxTaskGetStackHighWaterMark+0x34>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	e000      	b.n	800b22e <uxTaskGetStackHighWaterMark+0x16>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b234:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b236:	6938      	ldr	r0, [r7, #16]
 800b238:	f7ff ffd2 	bl	800b1e0 <prvTaskCheckFreeStackSpace>
 800b23c:	4603      	mov	r3, r0
 800b23e:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800b240:	68fb      	ldr	r3, [r7, #12]
	}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	200015d0 	.word	0x200015d0

0800b250 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d108      	bne.n	800b274 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b266:	4618      	mov	r0, r3
 800b268:	f000 ff86 	bl	800c178 <vPortFree>
				vPortFree( pxTCB );
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 ff83 	bl	800c178 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b272:	e01a      	b.n	800b2aa <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d103      	bne.n	800b286 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 ff7a 	bl	800c178 <vPortFree>
	}
 800b284:	e011      	b.n	800b2aa <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d00c      	beq.n	800b2aa <prvDeleteTCB+0x5a>
	__asm volatile
 800b290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b294:	b672      	cpsid	i
 800b296:	f383 8811 	msr	BASEPRI, r3
 800b29a:	f3bf 8f6f 	isb	sy
 800b29e:	f3bf 8f4f 	dsb	sy
 800b2a2:	b662      	cpsie	i
 800b2a4:	60fb      	str	r3, [r7, #12]
}
 800b2a6:	bf00      	nop
 800b2a8:	e7fe      	b.n	800b2a8 <prvDeleteTCB+0x58>
	}
 800b2aa:	bf00      	nop
 800b2ac:	3710      	adds	r7, #16
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
	...

0800b2b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b083      	sub	sp, #12
 800b2b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2ba:	4b0c      	ldr	r3, [pc, #48]	; (800b2ec <prvResetNextTaskUnblockTime+0x38>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d104      	bne.n	800b2ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b2c4:	4b0a      	ldr	r3, [pc, #40]	; (800b2f0 <prvResetNextTaskUnblockTime+0x3c>)
 800b2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b2cc:	e008      	b.n	800b2e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2ce:	4b07      	ldr	r3, [pc, #28]	; (800b2ec <prvResetNextTaskUnblockTime+0x38>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	68db      	ldr	r3, [r3, #12]
 800b2d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	685b      	ldr	r3, [r3, #4]
 800b2dc:	4a04      	ldr	r2, [pc, #16]	; (800b2f0 <prvResetNextTaskUnblockTime+0x3c>)
 800b2de:	6013      	str	r3, [r2, #0]
}
 800b2e0:	bf00      	nop
 800b2e2:	370c      	adds	r7, #12
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr
 800b2ec:	20001a5c 	.word	0x20001a5c
 800b2f0:	20001ac4 	.word	0x20001ac4

0800b2f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b2fa:	4b0b      	ldr	r3, [pc, #44]	; (800b328 <xTaskGetSchedulerState+0x34>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d102      	bne.n	800b308 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b302:	2301      	movs	r3, #1
 800b304:	607b      	str	r3, [r7, #4]
 800b306:	e008      	b.n	800b31a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b308:	4b08      	ldr	r3, [pc, #32]	; (800b32c <xTaskGetSchedulerState+0x38>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d102      	bne.n	800b316 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b310:	2302      	movs	r3, #2
 800b312:	607b      	str	r3, [r7, #4]
 800b314:	e001      	b.n	800b31a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b316:	2300      	movs	r3, #0
 800b318:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b31a:	687b      	ldr	r3, [r7, #4]
	}
 800b31c:	4618      	mov	r0, r3
 800b31e:	370c      	adds	r7, #12
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr
 800b328:	20001ab0 	.word	0x20001ab0
 800b32c:	20001acc 	.word	0x20001acc

0800b330 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b330:	b580      	push	{r7, lr}
 800b332:	b086      	sub	sp, #24
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b33c:	2300      	movs	r3, #0
 800b33e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d05a      	beq.n	800b3fc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b346:	4b30      	ldr	r3, [pc, #192]	; (800b408 <xTaskPriorityDisinherit+0xd8>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d00c      	beq.n	800b36a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b354:	b672      	cpsid	i
 800b356:	f383 8811 	msr	BASEPRI, r3
 800b35a:	f3bf 8f6f 	isb	sy
 800b35e:	f3bf 8f4f 	dsb	sy
 800b362:	b662      	cpsie	i
 800b364:	60fb      	str	r3, [r7, #12]
}
 800b366:	bf00      	nop
 800b368:	e7fe      	b.n	800b368 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800b36a:	693b      	ldr	r3, [r7, #16]
 800b36c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d10c      	bne.n	800b38c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	b672      	cpsid	i
 800b378:	f383 8811 	msr	BASEPRI, r3
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	b662      	cpsie	i
 800b386:	60bb      	str	r3, [r7, #8]
}
 800b388:	bf00      	nop
 800b38a:	e7fe      	b.n	800b38a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b390:	1e5a      	subs	r2, r3, #1
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b39e:	429a      	cmp	r2, r3
 800b3a0:	d02c      	beq.n	800b3fc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d128      	bne.n	800b3fc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	3304      	adds	r3, #4
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7fe fbe4 	bl	8009b7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3bc:	693b      	ldr	r3, [r7, #16]
 800b3be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3c0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3cc:	4b0f      	ldr	r3, [pc, #60]	; (800b40c <xTaskPriorityDisinherit+0xdc>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d903      	bls.n	800b3dc <xTaskPriorityDisinherit+0xac>
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3d8:	4a0c      	ldr	r2, [pc, #48]	; (800b40c <xTaskPriorityDisinherit+0xdc>)
 800b3da:	6013      	str	r3, [r2, #0]
 800b3dc:	693b      	ldr	r3, [r7, #16]
 800b3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	009b      	lsls	r3, r3, #2
 800b3e4:	4413      	add	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4a09      	ldr	r2, [pc, #36]	; (800b410 <xTaskPriorityDisinherit+0xe0>)
 800b3ea:	441a      	add	r2, r3
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	3304      	adds	r3, #4
 800b3f0:	4619      	mov	r1, r3
 800b3f2:	4610      	mov	r0, r2
 800b3f4:	f7fe fb65 	bl	8009ac2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b3fc:	697b      	ldr	r3, [r7, #20]
	}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3718      	adds	r7, #24
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	200015d0 	.word	0x200015d0
 800b40c:	20001aac 	.word	0x20001aac
 800b410:	200015d4 	.word	0x200015d4

0800b414 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b41e:	4b21      	ldr	r3, [pc, #132]	; (800b4a4 <prvAddCurrentTaskToDelayedList+0x90>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b424:	4b20      	ldr	r3, [pc, #128]	; (800b4a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	3304      	adds	r3, #4
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7fe fba6 	bl	8009b7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b436:	d10a      	bne.n	800b44e <prvAddCurrentTaskToDelayedList+0x3a>
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d007      	beq.n	800b44e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b43e:	4b1a      	ldr	r3, [pc, #104]	; (800b4a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3304      	adds	r3, #4
 800b444:	4619      	mov	r1, r3
 800b446:	4819      	ldr	r0, [pc, #100]	; (800b4ac <prvAddCurrentTaskToDelayedList+0x98>)
 800b448:	f7fe fb3b 	bl	8009ac2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b44c:	e026      	b.n	800b49c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4413      	add	r3, r2
 800b454:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b456:	4b14      	ldr	r3, [pc, #80]	; (800b4a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	68ba      	ldr	r2, [r7, #8]
 800b45c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b45e:	68ba      	ldr	r2, [r7, #8]
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	429a      	cmp	r2, r3
 800b464:	d209      	bcs.n	800b47a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b466:	4b12      	ldr	r3, [pc, #72]	; (800b4b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b468:	681a      	ldr	r2, [r3, #0]
 800b46a:	4b0f      	ldr	r3, [pc, #60]	; (800b4a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	3304      	adds	r3, #4
 800b470:	4619      	mov	r1, r3
 800b472:	4610      	mov	r0, r2
 800b474:	f7fe fb49 	bl	8009b0a <vListInsert>
}
 800b478:	e010      	b.n	800b49c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b47a:	4b0e      	ldr	r3, [pc, #56]	; (800b4b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	4b0a      	ldr	r3, [pc, #40]	; (800b4a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	3304      	adds	r3, #4
 800b484:	4619      	mov	r1, r3
 800b486:	4610      	mov	r0, r2
 800b488:	f7fe fb3f 	bl	8009b0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b48c:	4b0a      	ldr	r3, [pc, #40]	; (800b4b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	68ba      	ldr	r2, [r7, #8]
 800b492:	429a      	cmp	r2, r3
 800b494:	d202      	bcs.n	800b49c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b496:	4a08      	ldr	r2, [pc, #32]	; (800b4b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	6013      	str	r3, [r2, #0]
}
 800b49c:	bf00      	nop
 800b49e:	3710      	adds	r7, #16
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	bd80      	pop	{r7, pc}
 800b4a4:	20001aa8 	.word	0x20001aa8
 800b4a8:	200015d0 	.word	0x200015d0
 800b4ac:	20001a90 	.word	0x20001a90
 800b4b0:	20001a60 	.word	0x20001a60
 800b4b4:	20001a5c 	.word	0x20001a5c
 800b4b8:	20001ac4 	.word	0x20001ac4

0800b4bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b08a      	sub	sp, #40	; 0x28
 800b4c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b4c6:	f000 fb15 	bl	800baf4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b4ca:	4b1d      	ldr	r3, [pc, #116]	; (800b540 <xTimerCreateTimerTask+0x84>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d021      	beq.n	800b516 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b4da:	1d3a      	adds	r2, r7, #4
 800b4dc:	f107 0108 	add.w	r1, r7, #8
 800b4e0:	f107 030c 	add.w	r3, r7, #12
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7fe faa5 	bl	8009a34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b4ea:	6879      	ldr	r1, [r7, #4]
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	68fa      	ldr	r2, [r7, #12]
 800b4f0:	9202      	str	r2, [sp, #8]
 800b4f2:	9301      	str	r3, [sp, #4]
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	9300      	str	r3, [sp, #0]
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	460a      	mov	r2, r1
 800b4fc:	4911      	ldr	r1, [pc, #68]	; (800b544 <xTimerCreateTimerTask+0x88>)
 800b4fe:	4812      	ldr	r0, [pc, #72]	; (800b548 <xTimerCreateTimerTask+0x8c>)
 800b500:	f7ff f870 	bl	800a5e4 <xTaskCreateStatic>
 800b504:	4603      	mov	r3, r0
 800b506:	4a11      	ldr	r2, [pc, #68]	; (800b54c <xTimerCreateTimerTask+0x90>)
 800b508:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b50a:	4b10      	ldr	r3, [pc, #64]	; (800b54c <xTimerCreateTimerTask+0x90>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d001      	beq.n	800b516 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b512:	2301      	movs	r3, #1
 800b514:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d10c      	bne.n	800b536 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800b51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b520:	b672      	cpsid	i
 800b522:	f383 8811 	msr	BASEPRI, r3
 800b526:	f3bf 8f6f 	isb	sy
 800b52a:	f3bf 8f4f 	dsb	sy
 800b52e:	b662      	cpsie	i
 800b530:	613b      	str	r3, [r7, #16]
}
 800b532:	bf00      	nop
 800b534:	e7fe      	b.n	800b534 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800b536:	697b      	ldr	r3, [r7, #20]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3718      	adds	r7, #24
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}
 800b540:	20001b00 	.word	0x20001b00
 800b544:	0800d210 	.word	0x0800d210
 800b548:	0800b68d 	.word	0x0800b68d
 800b54c:	20001b04 	.word	0x20001b04

0800b550 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b08a      	sub	sp, #40	; 0x28
 800b554:	af00      	add	r7, sp, #0
 800b556:	60f8      	str	r0, [r7, #12]
 800b558:	60b9      	str	r1, [r7, #8]
 800b55a:	607a      	str	r2, [r7, #4]
 800b55c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b55e:	2300      	movs	r3, #0
 800b560:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d10c      	bne.n	800b582 <xTimerGenericCommand+0x32>
	__asm volatile
 800b568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b56c:	b672      	cpsid	i
 800b56e:	f383 8811 	msr	BASEPRI, r3
 800b572:	f3bf 8f6f 	isb	sy
 800b576:	f3bf 8f4f 	dsb	sy
 800b57a:	b662      	cpsie	i
 800b57c:	623b      	str	r3, [r7, #32]
}
 800b57e:	bf00      	nop
 800b580:	e7fe      	b.n	800b580 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b582:	4b1a      	ldr	r3, [pc, #104]	; (800b5ec <xTimerGenericCommand+0x9c>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d02a      	beq.n	800b5e0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	2b05      	cmp	r3, #5
 800b59a:	dc18      	bgt.n	800b5ce <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b59c:	f7ff feaa 	bl	800b2f4 <xTaskGetSchedulerState>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b02      	cmp	r3, #2
 800b5a4:	d109      	bne.n	800b5ba <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b5a6:	4b11      	ldr	r3, [pc, #68]	; (800b5ec <xTimerGenericCommand+0x9c>)
 800b5a8:	6818      	ldr	r0, [r3, #0]
 800b5aa:	f107 0110 	add.w	r1, r7, #16
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5b2:	f7fe fc1d 	bl	8009df0 <xQueueGenericSend>
 800b5b6:	6278      	str	r0, [r7, #36]	; 0x24
 800b5b8:	e012      	b.n	800b5e0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b5ba:	4b0c      	ldr	r3, [pc, #48]	; (800b5ec <xTimerGenericCommand+0x9c>)
 800b5bc:	6818      	ldr	r0, [r3, #0]
 800b5be:	f107 0110 	add.w	r1, r7, #16
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	f7fe fc13 	bl	8009df0 <xQueueGenericSend>
 800b5ca:	6278      	str	r0, [r7, #36]	; 0x24
 800b5cc:	e008      	b.n	800b5e0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b5ce:	4b07      	ldr	r3, [pc, #28]	; (800b5ec <xTimerGenericCommand+0x9c>)
 800b5d0:	6818      	ldr	r0, [r3, #0]
 800b5d2:	f107 0110 	add.w	r1, r7, #16
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	683a      	ldr	r2, [r7, #0]
 800b5da:	f7fe fd0f 	bl	8009ffc <xQueueGenericSendFromISR>
 800b5de:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3728      	adds	r7, #40	; 0x28
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}
 800b5ea:	bf00      	nop
 800b5ec:	20001b00 	.word	0x20001b00

0800b5f0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b088      	sub	sp, #32
 800b5f4:	af02      	add	r7, sp, #8
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5fa:	4b23      	ldr	r3, [pc, #140]	; (800b688 <prvProcessExpiredTimer+0x98>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	3304      	adds	r3, #4
 800b608:	4618      	mov	r0, r3
 800b60a:	f7fe fab7 	bl	8009b7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b614:	f003 0304 	and.w	r3, r3, #4
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d024      	beq.n	800b666 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	699a      	ldr	r2, [r3, #24]
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	18d1      	adds	r1, r2, r3
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	683a      	ldr	r2, [r7, #0]
 800b628:	6978      	ldr	r0, [r7, #20]
 800b62a:	f000 f8d3 	bl	800b7d4 <prvInsertTimerInActiveList>
 800b62e:	4603      	mov	r3, r0
 800b630:	2b00      	cmp	r3, #0
 800b632:	d021      	beq.n	800b678 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b634:	2300      	movs	r3, #0
 800b636:	9300      	str	r3, [sp, #0]
 800b638:	2300      	movs	r3, #0
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	2100      	movs	r1, #0
 800b63e:	6978      	ldr	r0, [r7, #20]
 800b640:	f7ff ff86 	bl	800b550 <xTimerGenericCommand>
 800b644:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d115      	bne.n	800b678 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800b64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b650:	b672      	cpsid	i
 800b652:	f383 8811 	msr	BASEPRI, r3
 800b656:	f3bf 8f6f 	isb	sy
 800b65a:	f3bf 8f4f 	dsb	sy
 800b65e:	b662      	cpsie	i
 800b660:	60fb      	str	r3, [r7, #12]
}
 800b662:	bf00      	nop
 800b664:	e7fe      	b.n	800b664 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b66c:	f023 0301 	bic.w	r3, r3, #1
 800b670:	b2da      	uxtb	r2, r3
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	6a1b      	ldr	r3, [r3, #32]
 800b67c:	6978      	ldr	r0, [r7, #20]
 800b67e:	4798      	blx	r3
}
 800b680:	bf00      	nop
 800b682:	3718      	adds	r7, #24
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}
 800b688:	20001af8 	.word	0x20001af8

0800b68c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b694:	f107 0308 	add.w	r3, r7, #8
 800b698:	4618      	mov	r0, r3
 800b69a:	f000 f857 	bl	800b74c <prvGetNextExpireTime>
 800b69e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f000 f803 	bl	800b6b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b6aa:	f000 f8d5 	bl	800b858 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6ae:	e7f1      	b.n	800b694 <prvTimerTask+0x8>

0800b6b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
 800b6b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b6ba:	f7ff f9dd 	bl	800aa78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b6be:	f107 0308 	add.w	r3, r7, #8
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f000 f866 	bl	800b794 <prvSampleTimeNow>
 800b6c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d130      	bne.n	800b732 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d10a      	bne.n	800b6ec <prvProcessTimerOrBlockTask+0x3c>
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d806      	bhi.n	800b6ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b6de:	f7ff f9d9 	bl	800aa94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b6e2:	68f9      	ldr	r1, [r7, #12]
 800b6e4:	6878      	ldr	r0, [r7, #4]
 800b6e6:	f7ff ff83 	bl	800b5f0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b6ea:	e024      	b.n	800b736 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d008      	beq.n	800b704 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b6f2:	4b13      	ldr	r3, [pc, #76]	; (800b740 <prvProcessTimerOrBlockTask+0x90>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d101      	bne.n	800b700 <prvProcessTimerOrBlockTask+0x50>
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e000      	b.n	800b702 <prvProcessTimerOrBlockTask+0x52>
 800b700:	2300      	movs	r3, #0
 800b702:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b704:	4b0f      	ldr	r3, [pc, #60]	; (800b744 <prvProcessTimerOrBlockTask+0x94>)
 800b706:	6818      	ldr	r0, [r3, #0]
 800b708:	687a      	ldr	r2, [r7, #4]
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	1ad3      	subs	r3, r2, r3
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	4619      	mov	r1, r3
 800b712:	f7fe ff33 	bl	800a57c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b716:	f7ff f9bd 	bl	800aa94 <xTaskResumeAll>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d10a      	bne.n	800b736 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b720:	4b09      	ldr	r3, [pc, #36]	; (800b748 <prvProcessTimerOrBlockTask+0x98>)
 800b722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b726:	601a      	str	r2, [r3, #0]
 800b728:	f3bf 8f4f 	dsb	sy
 800b72c:	f3bf 8f6f 	isb	sy
}
 800b730:	e001      	b.n	800b736 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b732:	f7ff f9af 	bl	800aa94 <xTaskResumeAll>
}
 800b736:	bf00      	nop
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	20001afc 	.word	0x20001afc
 800b744:	20001b00 	.word	0x20001b00
 800b748:	e000ed04 	.word	0xe000ed04

0800b74c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b754:	4b0e      	ldr	r3, [pc, #56]	; (800b790 <prvGetNextExpireTime+0x44>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d101      	bne.n	800b762 <prvGetNextExpireTime+0x16>
 800b75e:	2201      	movs	r2, #1
 800b760:	e000      	b.n	800b764 <prvGetNextExpireTime+0x18>
 800b762:	2200      	movs	r2, #0
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d105      	bne.n	800b77c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b770:	4b07      	ldr	r3, [pc, #28]	; (800b790 <prvGetNextExpireTime+0x44>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	68db      	ldr	r3, [r3, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	60fb      	str	r3, [r7, #12]
 800b77a:	e001      	b.n	800b780 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b77c:	2300      	movs	r3, #0
 800b77e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b780:	68fb      	ldr	r3, [r7, #12]
}
 800b782:	4618      	mov	r0, r3
 800b784:	3714      	adds	r7, #20
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	20001af8 	.word	0x20001af8

0800b794 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b084      	sub	sp, #16
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b79c:	f7ff fa1a 	bl	800abd4 <xTaskGetTickCount>
 800b7a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b7a2:	4b0b      	ldr	r3, [pc, #44]	; (800b7d0 <prvSampleTimeNow+0x3c>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	68fa      	ldr	r2, [r7, #12]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d205      	bcs.n	800b7b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b7ac:	f000 f93c 	bl	800ba28 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	601a      	str	r2, [r3, #0]
 800b7b6:	e002      	b.n	800b7be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b7be:	4a04      	ldr	r2, [pc, #16]	; (800b7d0 <prvSampleTimeNow+0x3c>)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3710      	adds	r7, #16
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20001b08 	.word	0x20001b08

0800b7d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b086      	sub	sp, #24
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
 800b7e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	68ba      	ldr	r2, [r7, #8]
 800b7ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b7f2:	68ba      	ldr	r2, [r7, #8]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	d812      	bhi.n	800b820 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7fa:	687a      	ldr	r2, [r7, #4]
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	1ad2      	subs	r2, r2, r3
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	699b      	ldr	r3, [r3, #24]
 800b804:	429a      	cmp	r2, r3
 800b806:	d302      	bcc.n	800b80e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b808:	2301      	movs	r3, #1
 800b80a:	617b      	str	r3, [r7, #20]
 800b80c:	e01b      	b.n	800b846 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b80e:	4b10      	ldr	r3, [pc, #64]	; (800b850 <prvInsertTimerInActiveList+0x7c>)
 800b810:	681a      	ldr	r2, [r3, #0]
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	3304      	adds	r3, #4
 800b816:	4619      	mov	r1, r3
 800b818:	4610      	mov	r0, r2
 800b81a:	f7fe f976 	bl	8009b0a <vListInsert>
 800b81e:	e012      	b.n	800b846 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	429a      	cmp	r2, r3
 800b826:	d206      	bcs.n	800b836 <prvInsertTimerInActiveList+0x62>
 800b828:	68ba      	ldr	r2, [r7, #8]
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d302      	bcc.n	800b836 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b830:	2301      	movs	r3, #1
 800b832:	617b      	str	r3, [r7, #20]
 800b834:	e007      	b.n	800b846 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b836:	4b07      	ldr	r3, [pc, #28]	; (800b854 <prvInsertTimerInActiveList+0x80>)
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	3304      	adds	r3, #4
 800b83e:	4619      	mov	r1, r3
 800b840:	4610      	mov	r0, r2
 800b842:	f7fe f962 	bl	8009b0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b846:	697b      	ldr	r3, [r7, #20]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3718      	adds	r7, #24
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	20001afc 	.word	0x20001afc
 800b854:	20001af8 	.word	0x20001af8

0800b858 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b08e      	sub	sp, #56	; 0x38
 800b85c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b85e:	e0d0      	b.n	800ba02 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2b00      	cmp	r3, #0
 800b864:	da1a      	bge.n	800b89c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b866:	1d3b      	adds	r3, r7, #4
 800b868:	3304      	adds	r3, #4
 800b86a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d10c      	bne.n	800b88c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800b872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b876:	b672      	cpsid	i
 800b878:	f383 8811 	msr	BASEPRI, r3
 800b87c:	f3bf 8f6f 	isb	sy
 800b880:	f3bf 8f4f 	dsb	sy
 800b884:	b662      	cpsie	i
 800b886:	61fb      	str	r3, [r7, #28]
}
 800b888:	bf00      	nop
 800b88a:	e7fe      	b.n	800b88a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b892:	6850      	ldr	r0, [r2, #4]
 800b894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b896:	6892      	ldr	r2, [r2, #8]
 800b898:	4611      	mov	r1, r2
 800b89a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f2c0 80ae 	blt.w	800ba00 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8aa:	695b      	ldr	r3, [r3, #20]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d004      	beq.n	800b8ba <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b2:	3304      	adds	r3, #4
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7fe f961 	bl	8009b7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b8ba:	463b      	mov	r3, r7
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f7ff ff69 	bl	800b794 <prvSampleTimeNow>
 800b8c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2b09      	cmp	r3, #9
 800b8c8:	f200 809b 	bhi.w	800ba02 <prvProcessReceivedCommands+0x1aa>
 800b8cc:	a201      	add	r2, pc, #4	; (adr r2, 800b8d4 <prvProcessReceivedCommands+0x7c>)
 800b8ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8d2:	bf00      	nop
 800b8d4:	0800b8fd 	.word	0x0800b8fd
 800b8d8:	0800b8fd 	.word	0x0800b8fd
 800b8dc:	0800b8fd 	.word	0x0800b8fd
 800b8e0:	0800b975 	.word	0x0800b975
 800b8e4:	0800b989 	.word	0x0800b989
 800b8e8:	0800b9d7 	.word	0x0800b9d7
 800b8ec:	0800b8fd 	.word	0x0800b8fd
 800b8f0:	0800b8fd 	.word	0x0800b8fd
 800b8f4:	0800b975 	.word	0x0800b975
 800b8f8:	0800b989 	.word	0x0800b989
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b902:	f043 0301 	orr.w	r3, r3, #1
 800b906:	b2da      	uxtb	r2, r3
 800b908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b90a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b912:	699b      	ldr	r3, [r3, #24]
 800b914:	18d1      	adds	r1, r2, r3
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b91a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b91c:	f7ff ff5a 	bl	800b7d4 <prvInsertTimerInActiveList>
 800b920:	4603      	mov	r3, r0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d06d      	beq.n	800ba02 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b928:	6a1b      	ldr	r3, [r3, #32]
 800b92a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b92c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b92e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b930:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b934:	f003 0304 	and.w	r3, r3, #4
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d062      	beq.n	800ba02 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b940:	699b      	ldr	r3, [r3, #24]
 800b942:	441a      	add	r2, r3
 800b944:	2300      	movs	r3, #0
 800b946:	9300      	str	r3, [sp, #0]
 800b948:	2300      	movs	r3, #0
 800b94a:	2100      	movs	r1, #0
 800b94c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b94e:	f7ff fdff 	bl	800b550 <xTimerGenericCommand>
 800b952:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b954:	6a3b      	ldr	r3, [r7, #32]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d153      	bne.n	800ba02 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800b95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95e:	b672      	cpsid	i
 800b960:	f383 8811 	msr	BASEPRI, r3
 800b964:	f3bf 8f6f 	isb	sy
 800b968:	f3bf 8f4f 	dsb	sy
 800b96c:	b662      	cpsie	i
 800b96e:	61bb      	str	r3, [r7, #24]
}
 800b970:	bf00      	nop
 800b972:	e7fe      	b.n	800b972 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b976:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b97a:	f023 0301 	bic.w	r3, r3, #1
 800b97e:	b2da      	uxtb	r2, r3
 800b980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b982:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b986:	e03c      	b.n	800ba02 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b98e:	f043 0301 	orr.w	r3, r3, #1
 800b992:	b2da      	uxtb	r2, r3
 800b994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b996:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b99a:	68ba      	ldr	r2, [r7, #8]
 800b99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b99e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a2:	699b      	ldr	r3, [r3, #24]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d10c      	bne.n	800b9c2 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800b9a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ac:	b672      	cpsid	i
 800b9ae:	f383 8811 	msr	BASEPRI, r3
 800b9b2:	f3bf 8f6f 	isb	sy
 800b9b6:	f3bf 8f4f 	dsb	sy
 800b9ba:	b662      	cpsie	i
 800b9bc:	617b      	str	r3, [r7, #20]
}
 800b9be:	bf00      	nop
 800b9c0:	e7fe      	b.n	800b9c0 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c4:	699a      	ldr	r2, [r3, #24]
 800b9c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c8:	18d1      	adds	r1, r2, r3
 800b9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9d0:	f7ff ff00 	bl	800b7d4 <prvInsertTimerInActiveList>
					break;
 800b9d4:	e015      	b.n	800ba02 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9dc:	f003 0302 	and.w	r3, r3, #2
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d103      	bne.n	800b9ec <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800b9e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b9e6:	f000 fbc7 	bl	800c178 <vPortFree>
 800b9ea:	e00a      	b.n	800ba02 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9f2:	f023 0301 	bic.w	r3, r3, #1
 800b9f6:	b2da      	uxtb	r2, r3
 800b9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b9fe:	e000      	b.n	800ba02 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ba00:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba02:	4b08      	ldr	r3, [pc, #32]	; (800ba24 <prvProcessReceivedCommands+0x1cc>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	1d39      	adds	r1, r7, #4
 800ba08:	2200      	movs	r2, #0
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7fe fb96 	bl	800a13c <xQueueReceive>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	f47f af24 	bne.w	800b860 <prvProcessReceivedCommands+0x8>
	}
}
 800ba18:	bf00      	nop
 800ba1a:	bf00      	nop
 800ba1c:	3730      	adds	r7, #48	; 0x30
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	20001b00 	.word	0x20001b00

0800ba28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b088      	sub	sp, #32
 800ba2c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba2e:	e04a      	b.n	800bac6 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba30:	4b2e      	ldr	r3, [pc, #184]	; (800baec <prvSwitchTimerLists+0xc4>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba3a:	4b2c      	ldr	r3, [pc, #176]	; (800baec <prvSwitchTimerLists+0xc4>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	68db      	ldr	r3, [r3, #12]
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	3304      	adds	r3, #4
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f7fe f897 	bl	8009b7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	6a1b      	ldr	r3, [r3, #32]
 800ba52:	68f8      	ldr	r0, [r7, #12]
 800ba54:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba5c:	f003 0304 	and.w	r3, r3, #4
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d030      	beq.n	800bac6 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	699b      	ldr	r3, [r3, #24]
 800ba68:	693a      	ldr	r2, [r7, #16]
 800ba6a:	4413      	add	r3, r2
 800ba6c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ba6e:	68ba      	ldr	r2, [r7, #8]
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d90e      	bls.n	800ba94 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	68ba      	ldr	r2, [r7, #8]
 800ba7a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	68fa      	ldr	r2, [r7, #12]
 800ba80:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba82:	4b1a      	ldr	r3, [pc, #104]	; (800baec <prvSwitchTimerLists+0xc4>)
 800ba84:	681a      	ldr	r2, [r3, #0]
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	3304      	adds	r3, #4
 800ba8a:	4619      	mov	r1, r3
 800ba8c:	4610      	mov	r0, r2
 800ba8e:	f7fe f83c 	bl	8009b0a <vListInsert>
 800ba92:	e018      	b.n	800bac6 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba94:	2300      	movs	r3, #0
 800ba96:	9300      	str	r3, [sp, #0]
 800ba98:	2300      	movs	r3, #0
 800ba9a:	693a      	ldr	r2, [r7, #16]
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	68f8      	ldr	r0, [r7, #12]
 800baa0:	f7ff fd56 	bl	800b550 <xTimerGenericCommand>
 800baa4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d10c      	bne.n	800bac6 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800baac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab0:	b672      	cpsid	i
 800bab2:	f383 8811 	msr	BASEPRI, r3
 800bab6:	f3bf 8f6f 	isb	sy
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	b662      	cpsie	i
 800bac0:	603b      	str	r3, [r7, #0]
}
 800bac2:	bf00      	nop
 800bac4:	e7fe      	b.n	800bac4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bac6:	4b09      	ldr	r3, [pc, #36]	; (800baec <prvSwitchTimerLists+0xc4>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d1af      	bne.n	800ba30 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bad0:	4b06      	ldr	r3, [pc, #24]	; (800baec <prvSwitchTimerLists+0xc4>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bad6:	4b06      	ldr	r3, [pc, #24]	; (800baf0 <prvSwitchTimerLists+0xc8>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a04      	ldr	r2, [pc, #16]	; (800baec <prvSwitchTimerLists+0xc4>)
 800badc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bade:	4a04      	ldr	r2, [pc, #16]	; (800baf0 <prvSwitchTimerLists+0xc8>)
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	6013      	str	r3, [r2, #0]
}
 800bae4:	bf00      	nop
 800bae6:	3718      	adds	r7, #24
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	20001af8 	.word	0x20001af8
 800baf0:	20001afc 	.word	0x20001afc

0800baf4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bafa:	f000 f947 	bl	800bd8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bafe:	4b15      	ldr	r3, [pc, #84]	; (800bb54 <prvCheckForValidListAndQueue+0x60>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d120      	bne.n	800bb48 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bb06:	4814      	ldr	r0, [pc, #80]	; (800bb58 <prvCheckForValidListAndQueue+0x64>)
 800bb08:	f7fd ffae 	bl	8009a68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb0c:	4813      	ldr	r0, [pc, #76]	; (800bb5c <prvCheckForValidListAndQueue+0x68>)
 800bb0e:	f7fd ffab 	bl	8009a68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb12:	4b13      	ldr	r3, [pc, #76]	; (800bb60 <prvCheckForValidListAndQueue+0x6c>)
 800bb14:	4a10      	ldr	r2, [pc, #64]	; (800bb58 <prvCheckForValidListAndQueue+0x64>)
 800bb16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb18:	4b12      	ldr	r3, [pc, #72]	; (800bb64 <prvCheckForValidListAndQueue+0x70>)
 800bb1a:	4a10      	ldr	r2, [pc, #64]	; (800bb5c <prvCheckForValidListAndQueue+0x68>)
 800bb1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb1e:	2300      	movs	r3, #0
 800bb20:	9300      	str	r3, [sp, #0]
 800bb22:	4b11      	ldr	r3, [pc, #68]	; (800bb68 <prvCheckForValidListAndQueue+0x74>)
 800bb24:	4a11      	ldr	r2, [pc, #68]	; (800bb6c <prvCheckForValidListAndQueue+0x78>)
 800bb26:	2110      	movs	r1, #16
 800bb28:	200a      	movs	r0, #10
 800bb2a:	f7fe f8bb 	bl	8009ca4 <xQueueGenericCreateStatic>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	4a08      	ldr	r2, [pc, #32]	; (800bb54 <prvCheckForValidListAndQueue+0x60>)
 800bb32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb34:	4b07      	ldr	r3, [pc, #28]	; (800bb54 <prvCheckForValidListAndQueue+0x60>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d005      	beq.n	800bb48 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb3c:	4b05      	ldr	r3, [pc, #20]	; (800bb54 <prvCheckForValidListAndQueue+0x60>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	490b      	ldr	r1, [pc, #44]	; (800bb70 <prvCheckForValidListAndQueue+0x7c>)
 800bb42:	4618      	mov	r0, r3
 800bb44:	f7fe fcf0 	bl	800a528 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb48:	f000 f954 	bl	800bdf4 <vPortExitCritical>
}
 800bb4c:	bf00      	nop
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
 800bb52:	bf00      	nop
 800bb54:	20001b00 	.word	0x20001b00
 800bb58:	20001ad0 	.word	0x20001ad0
 800bb5c:	20001ae4 	.word	0x20001ae4
 800bb60:	20001af8 	.word	0x20001af8
 800bb64:	20001afc 	.word	0x20001afc
 800bb68:	20001bac 	.word	0x20001bac
 800bb6c:	20001b0c 	.word	0x20001b0c
 800bb70:	0800d218 	.word	0x0800d218

0800bb74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bb74:	b480      	push	{r7}
 800bb76:	b085      	sub	sp, #20
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	60b9      	str	r1, [r7, #8]
 800bb7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	3b04      	subs	r3, #4
 800bb84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bb8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	3b04      	subs	r3, #4
 800bb92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	f023 0201 	bic.w	r2, r3, #1
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	3b04      	subs	r3, #4
 800bba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bba4:	4a0c      	ldr	r2, [pc, #48]	; (800bbd8 <pxPortInitialiseStack+0x64>)
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	3b14      	subs	r3, #20
 800bbae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bbb0:	687a      	ldr	r2, [r7, #4]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	3b04      	subs	r3, #4
 800bbba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f06f 0202 	mvn.w	r2, #2
 800bbc2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	3b20      	subs	r3, #32
 800bbc8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bbca:	68fb      	ldr	r3, [r7, #12]
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3714      	adds	r7, #20
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr
 800bbd8:	0800bbdd 	.word	0x0800bbdd

0800bbdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b085      	sub	sp, #20
 800bbe0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bbe6:	4b14      	ldr	r3, [pc, #80]	; (800bc38 <prvTaskExitError+0x5c>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbee:	d00c      	beq.n	800bc0a <prvTaskExitError+0x2e>
	__asm volatile
 800bbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf4:	b672      	cpsid	i
 800bbf6:	f383 8811 	msr	BASEPRI, r3
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	f3bf 8f4f 	dsb	sy
 800bc02:	b662      	cpsie	i
 800bc04:	60fb      	str	r3, [r7, #12]
}
 800bc06:	bf00      	nop
 800bc08:	e7fe      	b.n	800bc08 <prvTaskExitError+0x2c>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0e:	b672      	cpsid	i
 800bc10:	f383 8811 	msr	BASEPRI, r3
 800bc14:	f3bf 8f6f 	isb	sy
 800bc18:	f3bf 8f4f 	dsb	sy
 800bc1c:	b662      	cpsie	i
 800bc1e:	60bb      	str	r3, [r7, #8]
}
 800bc20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc22:	bf00      	nop
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d0fc      	beq.n	800bc24 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc2a:	bf00      	nop
 800bc2c:	bf00      	nop
 800bc2e:	3714      	adds	r7, #20
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr
 800bc38:	20000098 	.word	0x20000098
 800bc3c:	00000000 	.word	0x00000000

0800bc40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bc40:	4b07      	ldr	r3, [pc, #28]	; (800bc60 <pxCurrentTCBConst2>)
 800bc42:	6819      	ldr	r1, [r3, #0]
 800bc44:	6808      	ldr	r0, [r1, #0]
 800bc46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4a:	f380 8809 	msr	PSP, r0
 800bc4e:	f3bf 8f6f 	isb	sy
 800bc52:	f04f 0000 	mov.w	r0, #0
 800bc56:	f380 8811 	msr	BASEPRI, r0
 800bc5a:	4770      	bx	lr
 800bc5c:	f3af 8000 	nop.w

0800bc60 <pxCurrentTCBConst2>:
 800bc60:	200015d0 	.word	0x200015d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bc64:	bf00      	nop
 800bc66:	bf00      	nop

0800bc68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bc68:	4808      	ldr	r0, [pc, #32]	; (800bc8c <prvPortStartFirstTask+0x24>)
 800bc6a:	6800      	ldr	r0, [r0, #0]
 800bc6c:	6800      	ldr	r0, [r0, #0]
 800bc6e:	f380 8808 	msr	MSP, r0
 800bc72:	f04f 0000 	mov.w	r0, #0
 800bc76:	f380 8814 	msr	CONTROL, r0
 800bc7a:	b662      	cpsie	i
 800bc7c:	b661      	cpsie	f
 800bc7e:	f3bf 8f4f 	dsb	sy
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	df00      	svc	0
 800bc88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bc8a:	bf00      	nop
 800bc8c:	e000ed08 	.word	0xe000ed08

0800bc90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc96:	4b37      	ldr	r3, [pc, #220]	; (800bd74 <xPortStartScheduler+0xe4>)
 800bc98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	b2db      	uxtb	r3, r3
 800bca0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	22ff      	movs	r2, #255	; 0xff
 800bca6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	781b      	ldrb	r3, [r3, #0]
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bcb0:	78fb      	ldrb	r3, [r7, #3]
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bcb8:	b2da      	uxtb	r2, r3
 800bcba:	4b2f      	ldr	r3, [pc, #188]	; (800bd78 <xPortStartScheduler+0xe8>)
 800bcbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bcbe:	4b2f      	ldr	r3, [pc, #188]	; (800bd7c <xPortStartScheduler+0xec>)
 800bcc0:	2207      	movs	r2, #7
 800bcc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcc4:	e009      	b.n	800bcda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800bcc6:	4b2d      	ldr	r3, [pc, #180]	; (800bd7c <xPortStartScheduler+0xec>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	3b01      	subs	r3, #1
 800bccc:	4a2b      	ldr	r2, [pc, #172]	; (800bd7c <xPortStartScheduler+0xec>)
 800bcce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bcd0:	78fb      	ldrb	r3, [r7, #3]
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	005b      	lsls	r3, r3, #1
 800bcd6:	b2db      	uxtb	r3, r3
 800bcd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcda:	78fb      	ldrb	r3, [r7, #3]
 800bcdc:	b2db      	uxtb	r3, r3
 800bcde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bce2:	2b80      	cmp	r3, #128	; 0x80
 800bce4:	d0ef      	beq.n	800bcc6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bce6:	4b25      	ldr	r3, [pc, #148]	; (800bd7c <xPortStartScheduler+0xec>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f1c3 0307 	rsb	r3, r3, #7
 800bcee:	2b04      	cmp	r3, #4
 800bcf0:	d00c      	beq.n	800bd0c <xPortStartScheduler+0x7c>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf6:	b672      	cpsid	i
 800bcf8:	f383 8811 	msr	BASEPRI, r3
 800bcfc:	f3bf 8f6f 	isb	sy
 800bd00:	f3bf 8f4f 	dsb	sy
 800bd04:	b662      	cpsie	i
 800bd06:	60bb      	str	r3, [r7, #8]
}
 800bd08:	bf00      	nop
 800bd0a:	e7fe      	b.n	800bd0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd0c:	4b1b      	ldr	r3, [pc, #108]	; (800bd7c <xPortStartScheduler+0xec>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	021b      	lsls	r3, r3, #8
 800bd12:	4a1a      	ldr	r2, [pc, #104]	; (800bd7c <xPortStartScheduler+0xec>)
 800bd14:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bd16:	4b19      	ldr	r3, [pc, #100]	; (800bd7c <xPortStartScheduler+0xec>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bd1e:	4a17      	ldr	r2, [pc, #92]	; (800bd7c <xPortStartScheduler+0xec>)
 800bd20:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	b2da      	uxtb	r2, r3
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bd2a:	4b15      	ldr	r3, [pc, #84]	; (800bd80 <xPortStartScheduler+0xf0>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	4a14      	ldr	r2, [pc, #80]	; (800bd80 <xPortStartScheduler+0xf0>)
 800bd30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bd34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bd36:	4b12      	ldr	r3, [pc, #72]	; (800bd80 <xPortStartScheduler+0xf0>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a11      	ldr	r2, [pc, #68]	; (800bd80 <xPortStartScheduler+0xf0>)
 800bd3c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bd40:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bd42:	f000 f8dd 	bl	800bf00 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bd46:	4b0f      	ldr	r3, [pc, #60]	; (800bd84 <xPortStartScheduler+0xf4>)
 800bd48:	2200      	movs	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bd4c:	f000 f8fc 	bl	800bf48 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bd50:	4b0d      	ldr	r3, [pc, #52]	; (800bd88 <xPortStartScheduler+0xf8>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a0c      	ldr	r2, [pc, #48]	; (800bd88 <xPortStartScheduler+0xf8>)
 800bd56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bd5a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bd5c:	f7ff ff84 	bl	800bc68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bd60:	f7ff f816 	bl	800ad90 <vTaskSwitchContext>
	prvTaskExitError();
 800bd64:	f7ff ff3a 	bl	800bbdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bd68:	2300      	movs	r3, #0
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3710      	adds	r7, #16
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}
 800bd72:	bf00      	nop
 800bd74:	e000e400 	.word	0xe000e400
 800bd78:	20001bfc 	.word	0x20001bfc
 800bd7c:	20001c00 	.word	0x20001c00
 800bd80:	e000ed20 	.word	0xe000ed20
 800bd84:	20000098 	.word	0x20000098
 800bd88:	e000ef34 	.word	0xe000ef34

0800bd8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b083      	sub	sp, #12
 800bd90:	af00      	add	r7, sp, #0
	__asm volatile
 800bd92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd96:	b672      	cpsid	i
 800bd98:	f383 8811 	msr	BASEPRI, r3
 800bd9c:	f3bf 8f6f 	isb	sy
 800bda0:	f3bf 8f4f 	dsb	sy
 800bda4:	b662      	cpsie	i
 800bda6:	607b      	str	r3, [r7, #4]
}
 800bda8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bdaa:	4b10      	ldr	r3, [pc, #64]	; (800bdec <vPortEnterCritical+0x60>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	3301      	adds	r3, #1
 800bdb0:	4a0e      	ldr	r2, [pc, #56]	; (800bdec <vPortEnterCritical+0x60>)
 800bdb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bdb4:	4b0d      	ldr	r3, [pc, #52]	; (800bdec <vPortEnterCritical+0x60>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d111      	bne.n	800bde0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bdbc:	4b0c      	ldr	r3, [pc, #48]	; (800bdf0 <vPortEnterCritical+0x64>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	b2db      	uxtb	r3, r3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00c      	beq.n	800bde0 <vPortEnterCritical+0x54>
	__asm volatile
 800bdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdca:	b672      	cpsid	i
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	b662      	cpsie	i
 800bdda:	603b      	str	r3, [r7, #0]
}
 800bddc:	bf00      	nop
 800bdde:	e7fe      	b.n	800bdde <vPortEnterCritical+0x52>
	}
}
 800bde0:	bf00      	nop
 800bde2:	370c      	adds	r7, #12
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr
 800bdec:	20000098 	.word	0x20000098
 800bdf0:	e000ed04 	.word	0xe000ed04

0800bdf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bdfa:	4b13      	ldr	r3, [pc, #76]	; (800be48 <vPortExitCritical+0x54>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d10c      	bne.n	800be1c <vPortExitCritical+0x28>
	__asm volatile
 800be02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be06:	b672      	cpsid	i
 800be08:	f383 8811 	msr	BASEPRI, r3
 800be0c:	f3bf 8f6f 	isb	sy
 800be10:	f3bf 8f4f 	dsb	sy
 800be14:	b662      	cpsie	i
 800be16:	607b      	str	r3, [r7, #4]
}
 800be18:	bf00      	nop
 800be1a:	e7fe      	b.n	800be1a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800be1c:	4b0a      	ldr	r3, [pc, #40]	; (800be48 <vPortExitCritical+0x54>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3b01      	subs	r3, #1
 800be22:	4a09      	ldr	r2, [pc, #36]	; (800be48 <vPortExitCritical+0x54>)
 800be24:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800be26:	4b08      	ldr	r3, [pc, #32]	; (800be48 <vPortExitCritical+0x54>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d105      	bne.n	800be3a <vPortExitCritical+0x46>
 800be2e:	2300      	movs	r3, #0
 800be30:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	f383 8811 	msr	BASEPRI, r3
}
 800be38:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800be3a:	bf00      	nop
 800be3c:	370c      	adds	r7, #12
 800be3e:	46bd      	mov	sp, r7
 800be40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be44:	4770      	bx	lr
 800be46:	bf00      	nop
 800be48:	20000098 	.word	0x20000098
 800be4c:	00000000 	.word	0x00000000

0800be50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800be50:	f3ef 8009 	mrs	r0, PSP
 800be54:	f3bf 8f6f 	isb	sy
 800be58:	4b15      	ldr	r3, [pc, #84]	; (800beb0 <pxCurrentTCBConst>)
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	f01e 0f10 	tst.w	lr, #16
 800be60:	bf08      	it	eq
 800be62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800be66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be6a:	6010      	str	r0, [r2, #0]
 800be6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800be70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800be74:	b672      	cpsid	i
 800be76:	f380 8811 	msr	BASEPRI, r0
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	f3bf 8f6f 	isb	sy
 800be82:	b662      	cpsie	i
 800be84:	f7fe ff84 	bl	800ad90 <vTaskSwitchContext>
 800be88:	f04f 0000 	mov.w	r0, #0
 800be8c:	f380 8811 	msr	BASEPRI, r0
 800be90:	bc09      	pop	{r0, r3}
 800be92:	6819      	ldr	r1, [r3, #0]
 800be94:	6808      	ldr	r0, [r1, #0]
 800be96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be9a:	f01e 0f10 	tst.w	lr, #16
 800be9e:	bf08      	it	eq
 800bea0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bea4:	f380 8809 	msr	PSP, r0
 800bea8:	f3bf 8f6f 	isb	sy
 800beac:	4770      	bx	lr
 800beae:	bf00      	nop

0800beb0 <pxCurrentTCBConst>:
 800beb0:	200015d0 	.word	0x200015d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800beb4:	bf00      	nop
 800beb6:	bf00      	nop

0800beb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	af00      	add	r7, sp, #0
	__asm volatile
 800bebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec2:	b672      	cpsid	i
 800bec4:	f383 8811 	msr	BASEPRI, r3
 800bec8:	f3bf 8f6f 	isb	sy
 800becc:	f3bf 8f4f 	dsb	sy
 800bed0:	b662      	cpsie	i
 800bed2:	607b      	str	r3, [r7, #4]
}
 800bed4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bed6:	f7fe fe9f 	bl	800ac18 <xTaskIncrementTick>
 800beda:	4603      	mov	r3, r0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d003      	beq.n	800bee8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bee0:	4b06      	ldr	r3, [pc, #24]	; (800befc <xPortSysTickHandler+0x44>)
 800bee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bee6:	601a      	str	r2, [r3, #0]
 800bee8:	2300      	movs	r3, #0
 800beea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	f383 8811 	msr	BASEPRI, r3
}
 800bef2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bef4:	bf00      	nop
 800bef6:	3708      	adds	r7, #8
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}
 800befc:	e000ed04 	.word	0xe000ed04

0800bf00 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf00:	b480      	push	{r7}
 800bf02:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf04:	4b0b      	ldr	r3, [pc, #44]	; (800bf34 <vPortSetupTimerInterrupt+0x34>)
 800bf06:	2200      	movs	r2, #0
 800bf08:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf0a:	4b0b      	ldr	r3, [pc, #44]	; (800bf38 <vPortSetupTimerInterrupt+0x38>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf10:	4b0a      	ldr	r3, [pc, #40]	; (800bf3c <vPortSetupTimerInterrupt+0x3c>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	4a0a      	ldr	r2, [pc, #40]	; (800bf40 <vPortSetupTimerInterrupt+0x40>)
 800bf16:	fba2 2303 	umull	r2, r3, r2, r3
 800bf1a:	099b      	lsrs	r3, r3, #6
 800bf1c:	4a09      	ldr	r2, [pc, #36]	; (800bf44 <vPortSetupTimerInterrupt+0x44>)
 800bf1e:	3b01      	subs	r3, #1
 800bf20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bf22:	4b04      	ldr	r3, [pc, #16]	; (800bf34 <vPortSetupTimerInterrupt+0x34>)
 800bf24:	2207      	movs	r2, #7
 800bf26:	601a      	str	r2, [r3, #0]
}
 800bf28:	bf00      	nop
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf30:	4770      	bx	lr
 800bf32:	bf00      	nop
 800bf34:	e000e010 	.word	0xe000e010
 800bf38:	e000e018 	.word	0xe000e018
 800bf3c:	20000000 	.word	0x20000000
 800bf40:	10624dd3 	.word	0x10624dd3
 800bf44:	e000e014 	.word	0xe000e014

0800bf48 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bf48:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bf58 <vPortEnableVFP+0x10>
 800bf4c:	6801      	ldr	r1, [r0, #0]
 800bf4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bf52:	6001      	str	r1, [r0, #0]
 800bf54:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bf56:	bf00      	nop
 800bf58:	e000ed88 	.word	0xe000ed88

0800bf5c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b085      	sub	sp, #20
 800bf60:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bf62:	f3ef 8305 	mrs	r3, IPSR
 800bf66:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2b0f      	cmp	r3, #15
 800bf6c:	d916      	bls.n	800bf9c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bf6e:	4a19      	ldr	r2, [pc, #100]	; (800bfd4 <vPortValidateInterruptPriority+0x78>)
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	4413      	add	r3, r2
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bf78:	4b17      	ldr	r3, [pc, #92]	; (800bfd8 <vPortValidateInterruptPriority+0x7c>)
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	7afa      	ldrb	r2, [r7, #11]
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d20c      	bcs.n	800bf9c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800bf82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf86:	b672      	cpsid	i
 800bf88:	f383 8811 	msr	BASEPRI, r3
 800bf8c:	f3bf 8f6f 	isb	sy
 800bf90:	f3bf 8f4f 	dsb	sy
 800bf94:	b662      	cpsie	i
 800bf96:	607b      	str	r3, [r7, #4]
}
 800bf98:	bf00      	nop
 800bf9a:	e7fe      	b.n	800bf9a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bf9c:	4b0f      	ldr	r3, [pc, #60]	; (800bfdc <vPortValidateInterruptPriority+0x80>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bfa4:	4b0e      	ldr	r3, [pc, #56]	; (800bfe0 <vPortValidateInterruptPriority+0x84>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d90c      	bls.n	800bfc6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800bfac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfb0:	b672      	cpsid	i
 800bfb2:	f383 8811 	msr	BASEPRI, r3
 800bfb6:	f3bf 8f6f 	isb	sy
 800bfba:	f3bf 8f4f 	dsb	sy
 800bfbe:	b662      	cpsie	i
 800bfc0:	603b      	str	r3, [r7, #0]
}
 800bfc2:	bf00      	nop
 800bfc4:	e7fe      	b.n	800bfc4 <vPortValidateInterruptPriority+0x68>
	}
 800bfc6:	bf00      	nop
 800bfc8:	3714      	adds	r7, #20
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	e000e3f0 	.word	0xe000e3f0
 800bfd8:	20001bfc 	.word	0x20001bfc
 800bfdc:	e000ed0c 	.word	0xe000ed0c
 800bfe0:	20001c00 	.word	0x20001c00

0800bfe4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b08a      	sub	sp, #40	; 0x28
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bfec:	2300      	movs	r3, #0
 800bfee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bff0:	f7fe fd42 	bl	800aa78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bff4:	4b5b      	ldr	r3, [pc, #364]	; (800c164 <pvPortMalloc+0x180>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d101      	bne.n	800c000 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bffc:	f000 f91a 	bl	800c234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c000:	4b59      	ldr	r3, [pc, #356]	; (800c168 <pvPortMalloc+0x184>)
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	4013      	ands	r3, r2
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f040 8092 	bne.w	800c132 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d01f      	beq.n	800c054 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800c014:	2208      	movs	r2, #8
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	4413      	add	r3, r2
 800c01a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f003 0307 	and.w	r3, r3, #7
 800c022:	2b00      	cmp	r3, #0
 800c024:	d016      	beq.n	800c054 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f023 0307 	bic.w	r3, r3, #7
 800c02c:	3308      	adds	r3, #8
 800c02e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f003 0307 	and.w	r3, r3, #7
 800c036:	2b00      	cmp	r3, #0
 800c038:	d00c      	beq.n	800c054 <pvPortMalloc+0x70>
	__asm volatile
 800c03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c03e:	b672      	cpsid	i
 800c040:	f383 8811 	msr	BASEPRI, r3
 800c044:	f3bf 8f6f 	isb	sy
 800c048:	f3bf 8f4f 	dsb	sy
 800c04c:	b662      	cpsie	i
 800c04e:	617b      	str	r3, [r7, #20]
}
 800c050:	bf00      	nop
 800c052:	e7fe      	b.n	800c052 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d06b      	beq.n	800c132 <pvPortMalloc+0x14e>
 800c05a:	4b44      	ldr	r3, [pc, #272]	; (800c16c <pvPortMalloc+0x188>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	687a      	ldr	r2, [r7, #4]
 800c060:	429a      	cmp	r2, r3
 800c062:	d866      	bhi.n	800c132 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c064:	4b42      	ldr	r3, [pc, #264]	; (800c170 <pvPortMalloc+0x18c>)
 800c066:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c068:	4b41      	ldr	r3, [pc, #260]	; (800c170 <pvPortMalloc+0x18c>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c06e:	e004      	b.n	800c07a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800c070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c072:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	429a      	cmp	r2, r3
 800c082:	d903      	bls.n	800c08c <pvPortMalloc+0xa8>
 800c084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d1f1      	bne.n	800c070 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c08c:	4b35      	ldr	r3, [pc, #212]	; (800c164 <pvPortMalloc+0x180>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c092:	429a      	cmp	r2, r3
 800c094:	d04d      	beq.n	800c132 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c096:	6a3b      	ldr	r3, [r7, #32]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	2208      	movs	r2, #8
 800c09c:	4413      	add	r3, r2
 800c09e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0a2:	681a      	ldr	r2, [r3, #0]
 800c0a4:	6a3b      	ldr	r3, [r7, #32]
 800c0a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0aa:	685a      	ldr	r2, [r3, #4]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	1ad2      	subs	r2, r2, r3
 800c0b0:	2308      	movs	r3, #8
 800c0b2:	005b      	lsls	r3, r3, #1
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d921      	bls.n	800c0fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c0b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	4413      	add	r3, r2
 800c0be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0c0:	69bb      	ldr	r3, [r7, #24]
 800c0c2:	f003 0307 	and.w	r3, r3, #7
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d00c      	beq.n	800c0e4 <pvPortMalloc+0x100>
	__asm volatile
 800c0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ce:	b672      	cpsid	i
 800c0d0:	f383 8811 	msr	BASEPRI, r3
 800c0d4:	f3bf 8f6f 	isb	sy
 800c0d8:	f3bf 8f4f 	dsb	sy
 800c0dc:	b662      	cpsie	i
 800c0de:	613b      	str	r3, [r7, #16]
}
 800c0e0:	bf00      	nop
 800c0e2:	e7fe      	b.n	800c0e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e6:	685a      	ldr	r2, [r3, #4]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	1ad2      	subs	r2, r2, r3
 800c0ec:	69bb      	ldr	r3, [r7, #24]
 800c0ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f2:	687a      	ldr	r2, [r7, #4]
 800c0f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c0f6:	69b8      	ldr	r0, [r7, #24]
 800c0f8:	f000 f8fe 	bl	800c2f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c0fc:	4b1b      	ldr	r3, [pc, #108]	; (800c16c <pvPortMalloc+0x188>)
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c102:	685b      	ldr	r3, [r3, #4]
 800c104:	1ad3      	subs	r3, r2, r3
 800c106:	4a19      	ldr	r2, [pc, #100]	; (800c16c <pvPortMalloc+0x188>)
 800c108:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c10a:	4b18      	ldr	r3, [pc, #96]	; (800c16c <pvPortMalloc+0x188>)
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	4b19      	ldr	r3, [pc, #100]	; (800c174 <pvPortMalloc+0x190>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	429a      	cmp	r2, r3
 800c114:	d203      	bcs.n	800c11e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c116:	4b15      	ldr	r3, [pc, #84]	; (800c16c <pvPortMalloc+0x188>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a16      	ldr	r2, [pc, #88]	; (800c174 <pvPortMalloc+0x190>)
 800c11c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c120:	685a      	ldr	r2, [r3, #4]
 800c122:	4b11      	ldr	r3, [pc, #68]	; (800c168 <pvPortMalloc+0x184>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	431a      	orrs	r2, r3
 800c128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c12a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c12e:	2200      	movs	r2, #0
 800c130:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c132:	f7fe fcaf 	bl	800aa94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c136:	69fb      	ldr	r3, [r7, #28]
 800c138:	f003 0307 	and.w	r3, r3, #7
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00c      	beq.n	800c15a <pvPortMalloc+0x176>
	__asm volatile
 800c140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c144:	b672      	cpsid	i
 800c146:	f383 8811 	msr	BASEPRI, r3
 800c14a:	f3bf 8f6f 	isb	sy
 800c14e:	f3bf 8f4f 	dsb	sy
 800c152:	b662      	cpsie	i
 800c154:	60fb      	str	r3, [r7, #12]
}
 800c156:	bf00      	nop
 800c158:	e7fe      	b.n	800c158 <pvPortMalloc+0x174>
	return pvReturn;
 800c15a:	69fb      	ldr	r3, [r7, #28]
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3728      	adds	r7, #40	; 0x28
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	2000580c 	.word	0x2000580c
 800c168:	20005818 	.word	0x20005818
 800c16c:	20005810 	.word	0x20005810
 800c170:	20005804 	.word	0x20005804
 800c174:	20005814 	.word	0x20005814

0800c178 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b086      	sub	sp, #24
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d04c      	beq.n	800c224 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c18a:	2308      	movs	r3, #8
 800c18c:	425b      	negs	r3, r3
 800c18e:	697a      	ldr	r2, [r7, #20]
 800c190:	4413      	add	r3, r2
 800c192:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	685a      	ldr	r2, [r3, #4]
 800c19c:	4b23      	ldr	r3, [pc, #140]	; (800c22c <vPortFree+0xb4>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4013      	ands	r3, r2
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d10c      	bne.n	800c1c0 <vPortFree+0x48>
	__asm volatile
 800c1a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1aa:	b672      	cpsid	i
 800c1ac:	f383 8811 	msr	BASEPRI, r3
 800c1b0:	f3bf 8f6f 	isb	sy
 800c1b4:	f3bf 8f4f 	dsb	sy
 800c1b8:	b662      	cpsie	i
 800c1ba:	60fb      	str	r3, [r7, #12]
}
 800c1bc:	bf00      	nop
 800c1be:	e7fe      	b.n	800c1be <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00c      	beq.n	800c1e2 <vPortFree+0x6a>
	__asm volatile
 800c1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1cc:	b672      	cpsid	i
 800c1ce:	f383 8811 	msr	BASEPRI, r3
 800c1d2:	f3bf 8f6f 	isb	sy
 800c1d6:	f3bf 8f4f 	dsb	sy
 800c1da:	b662      	cpsie	i
 800c1dc:	60bb      	str	r3, [r7, #8]
}
 800c1de:	bf00      	nop
 800c1e0:	e7fe      	b.n	800c1e0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	685a      	ldr	r2, [r3, #4]
 800c1e6:	4b11      	ldr	r3, [pc, #68]	; (800c22c <vPortFree+0xb4>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d019      	beq.n	800c224 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d115      	bne.n	800c224 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	685a      	ldr	r2, [r3, #4]
 800c1fc:	4b0b      	ldr	r3, [pc, #44]	; (800c22c <vPortFree+0xb4>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	43db      	mvns	r3, r3
 800c202:	401a      	ands	r2, r3
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c208:	f7fe fc36 	bl	800aa78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	685a      	ldr	r2, [r3, #4]
 800c210:	4b07      	ldr	r3, [pc, #28]	; (800c230 <vPortFree+0xb8>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	4413      	add	r3, r2
 800c216:	4a06      	ldr	r2, [pc, #24]	; (800c230 <vPortFree+0xb8>)
 800c218:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c21a:	6938      	ldr	r0, [r7, #16]
 800c21c:	f000 f86c 	bl	800c2f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c220:	f7fe fc38 	bl	800aa94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c224:	bf00      	nop
 800c226:	3718      	adds	r7, #24
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	20005818 	.word	0x20005818
 800c230:	20005810 	.word	0x20005810

0800c234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c234:	b480      	push	{r7}
 800c236:	b085      	sub	sp, #20
 800c238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c23a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c23e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c240:	4b27      	ldr	r3, [pc, #156]	; (800c2e0 <prvHeapInit+0xac>)
 800c242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	f003 0307 	and.w	r3, r3, #7
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d00c      	beq.n	800c268 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	3307      	adds	r3, #7
 800c252:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f023 0307 	bic.w	r3, r3, #7
 800c25a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	4a1f      	ldr	r2, [pc, #124]	; (800c2e0 <prvHeapInit+0xac>)
 800c264:	4413      	add	r3, r2
 800c266:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c26c:	4a1d      	ldr	r2, [pc, #116]	; (800c2e4 <prvHeapInit+0xb0>)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c272:	4b1c      	ldr	r3, [pc, #112]	; (800c2e4 <prvHeapInit+0xb0>)
 800c274:	2200      	movs	r2, #0
 800c276:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	68ba      	ldr	r2, [r7, #8]
 800c27c:	4413      	add	r3, r2
 800c27e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c280:	2208      	movs	r2, #8
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	1a9b      	subs	r3, r3, r2
 800c286:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f023 0307 	bic.w	r3, r3, #7
 800c28e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	4a15      	ldr	r2, [pc, #84]	; (800c2e8 <prvHeapInit+0xb4>)
 800c294:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c296:	4b14      	ldr	r3, [pc, #80]	; (800c2e8 <prvHeapInit+0xb4>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	2200      	movs	r2, #0
 800c29c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c29e:	4b12      	ldr	r3, [pc, #72]	; (800c2e8 <prvHeapInit+0xb4>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	68fa      	ldr	r2, [r7, #12]
 800c2ae:	1ad2      	subs	r2, r2, r3
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c2b4:	4b0c      	ldr	r3, [pc, #48]	; (800c2e8 <prvHeapInit+0xb4>)
 800c2b6:	681a      	ldr	r2, [r3, #0]
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	685b      	ldr	r3, [r3, #4]
 800c2c0:	4a0a      	ldr	r2, [pc, #40]	; (800c2ec <prvHeapInit+0xb8>)
 800c2c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	685b      	ldr	r3, [r3, #4]
 800c2c8:	4a09      	ldr	r2, [pc, #36]	; (800c2f0 <prvHeapInit+0xbc>)
 800c2ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c2cc:	4b09      	ldr	r3, [pc, #36]	; (800c2f4 <prvHeapInit+0xc0>)
 800c2ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c2d2:	601a      	str	r2, [r3, #0]
}
 800c2d4:	bf00      	nop
 800c2d6:	3714      	adds	r7, #20
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2de:	4770      	bx	lr
 800c2e0:	20001c04 	.word	0x20001c04
 800c2e4:	20005804 	.word	0x20005804
 800c2e8:	2000580c 	.word	0x2000580c
 800c2ec:	20005814 	.word	0x20005814
 800c2f0:	20005810 	.word	0x20005810
 800c2f4:	20005818 	.word	0x20005818

0800c2f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b085      	sub	sp, #20
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c300:	4b28      	ldr	r3, [pc, #160]	; (800c3a4 <prvInsertBlockIntoFreeList+0xac>)
 800c302:	60fb      	str	r3, [r7, #12]
 800c304:	e002      	b.n	800c30c <prvInsertBlockIntoFreeList+0x14>
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	60fb      	str	r3, [r7, #12]
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	429a      	cmp	r2, r3
 800c314:	d8f7      	bhi.n	800c306 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	685b      	ldr	r3, [r3, #4]
 800c31e:	68ba      	ldr	r2, [r7, #8]
 800c320:	4413      	add	r3, r2
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	429a      	cmp	r2, r3
 800c326:	d108      	bne.n	800c33a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	685a      	ldr	r2, [r3, #4]
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	441a      	add	r2, r3
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	68ba      	ldr	r2, [r7, #8]
 800c344:	441a      	add	r2, r3
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d118      	bne.n	800c380 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681a      	ldr	r2, [r3, #0]
 800c352:	4b15      	ldr	r3, [pc, #84]	; (800c3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	429a      	cmp	r2, r3
 800c358:	d00d      	beq.n	800c376 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	685a      	ldr	r2, [r3, #4]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	685b      	ldr	r3, [r3, #4]
 800c364:	441a      	add	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	601a      	str	r2, [r3, #0]
 800c374:	e008      	b.n	800c388 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c376:	4b0c      	ldr	r3, [pc, #48]	; (800c3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	601a      	str	r2, [r3, #0]
 800c37e:	e003      	b.n	800c388 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	681a      	ldr	r2, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c388:	68fa      	ldr	r2, [r7, #12]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	429a      	cmp	r2, r3
 800c38e:	d002      	beq.n	800c396 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c396:	bf00      	nop
 800c398:	3714      	adds	r7, #20
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr
 800c3a2:	bf00      	nop
 800c3a4:	20005804 	.word	0x20005804
 800c3a8:	2000580c 	.word	0x2000580c

0800c3ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	4912      	ldr	r1, [pc, #72]	; (800c3fc <MX_USB_DEVICE_Init+0x50>)
 800c3b4:	4812      	ldr	r0, [pc, #72]	; (800c400 <MX_USB_DEVICE_Init+0x54>)
 800c3b6:	f7fb fec1 	bl	800813c <USBD_Init>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d001      	beq.n	800c3c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c3c0:	f7f5 fcc0 	bl	8001d44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c3c4:	490f      	ldr	r1, [pc, #60]	; (800c404 <MX_USB_DEVICE_Init+0x58>)
 800c3c6:	480e      	ldr	r0, [pc, #56]	; (800c400 <MX_USB_DEVICE_Init+0x54>)
 800c3c8:	f7fb fee8 	bl	800819c <USBD_RegisterClass>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d001      	beq.n	800c3d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c3d2:	f7f5 fcb7 	bl	8001d44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c3d6:	490c      	ldr	r1, [pc, #48]	; (800c408 <MX_USB_DEVICE_Init+0x5c>)
 800c3d8:	4809      	ldr	r0, [pc, #36]	; (800c400 <MX_USB_DEVICE_Init+0x54>)
 800c3da:	f7fb fddf 	bl	8007f9c <USBD_CDC_RegisterInterface>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d001      	beq.n	800c3e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c3e4:	f7f5 fcae 	bl	8001d44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c3e8:	4805      	ldr	r0, [pc, #20]	; (800c400 <MX_USB_DEVICE_Init+0x54>)
 800c3ea:	f7fb ff0d 	bl	8008208 <USBD_Start>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d001      	beq.n	800c3f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c3f4:	f7f5 fca6 	bl	8001d44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c3f8:	bf00      	nop
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	200000b0 	.word	0x200000b0
 800c400:	2000581c 	.word	0x2000581c
 800c404:	20000018 	.word	0x20000018
 800c408:	2000009c 	.word	0x2000009c

0800c40c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c410:	2200      	movs	r2, #0
 800c412:	4905      	ldr	r1, [pc, #20]	; (800c428 <CDC_Init_FS+0x1c>)
 800c414:	4805      	ldr	r0, [pc, #20]	; (800c42c <CDC_Init_FS+0x20>)
 800c416:	f7fb fddb 	bl	8007fd0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c41a:	4905      	ldr	r1, [pc, #20]	; (800c430 <CDC_Init_FS+0x24>)
 800c41c:	4803      	ldr	r0, [pc, #12]	; (800c42c <CDC_Init_FS+0x20>)
 800c41e:	f7fb fdf9 	bl	8008014 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c422:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c424:	4618      	mov	r0, r3
 800c426:	bd80      	pop	{r7, pc}
 800c428:	200062f8 	.word	0x200062f8
 800c42c:	2000581c 	.word	0x2000581c
 800c430:	20005af8 	.word	0x20005af8

0800c434 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c434:	b480      	push	{r7}
 800c436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c438:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr

0800c444 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
 800c44a:	4603      	mov	r3, r0
 800c44c:	6039      	str	r1, [r7, #0]
 800c44e:	71fb      	strb	r3, [r7, #7]
 800c450:	4613      	mov	r3, r2
 800c452:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c454:	79fb      	ldrb	r3, [r7, #7]
 800c456:	2b23      	cmp	r3, #35	; 0x23
 800c458:	d84a      	bhi.n	800c4f0 <CDC_Control_FS+0xac>
 800c45a:	a201      	add	r2, pc, #4	; (adr r2, 800c460 <CDC_Control_FS+0x1c>)
 800c45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c460:	0800c4f1 	.word	0x0800c4f1
 800c464:	0800c4f1 	.word	0x0800c4f1
 800c468:	0800c4f1 	.word	0x0800c4f1
 800c46c:	0800c4f1 	.word	0x0800c4f1
 800c470:	0800c4f1 	.word	0x0800c4f1
 800c474:	0800c4f1 	.word	0x0800c4f1
 800c478:	0800c4f1 	.word	0x0800c4f1
 800c47c:	0800c4f1 	.word	0x0800c4f1
 800c480:	0800c4f1 	.word	0x0800c4f1
 800c484:	0800c4f1 	.word	0x0800c4f1
 800c488:	0800c4f1 	.word	0x0800c4f1
 800c48c:	0800c4f1 	.word	0x0800c4f1
 800c490:	0800c4f1 	.word	0x0800c4f1
 800c494:	0800c4f1 	.word	0x0800c4f1
 800c498:	0800c4f1 	.word	0x0800c4f1
 800c49c:	0800c4f1 	.word	0x0800c4f1
 800c4a0:	0800c4f1 	.word	0x0800c4f1
 800c4a4:	0800c4f1 	.word	0x0800c4f1
 800c4a8:	0800c4f1 	.word	0x0800c4f1
 800c4ac:	0800c4f1 	.word	0x0800c4f1
 800c4b0:	0800c4f1 	.word	0x0800c4f1
 800c4b4:	0800c4f1 	.word	0x0800c4f1
 800c4b8:	0800c4f1 	.word	0x0800c4f1
 800c4bc:	0800c4f1 	.word	0x0800c4f1
 800c4c0:	0800c4f1 	.word	0x0800c4f1
 800c4c4:	0800c4f1 	.word	0x0800c4f1
 800c4c8:	0800c4f1 	.word	0x0800c4f1
 800c4cc:	0800c4f1 	.word	0x0800c4f1
 800c4d0:	0800c4f1 	.word	0x0800c4f1
 800c4d4:	0800c4f1 	.word	0x0800c4f1
 800c4d8:	0800c4f1 	.word	0x0800c4f1
 800c4dc:	0800c4f1 	.word	0x0800c4f1
 800c4e0:	0800c4f1 	.word	0x0800c4f1
 800c4e4:	0800c4f1 	.word	0x0800c4f1
 800c4e8:	0800c4f1 	.word	0x0800c4f1
 800c4ec:	0800c4f1 	.word	0x0800c4f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c4f0:	bf00      	nop
  }

  return (USBD_OK);
 800c4f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	370c      	adds	r7, #12
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fe:	4770      	bx	lr

0800c500 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c50a:	6879      	ldr	r1, [r7, #4]
 800c50c:	4805      	ldr	r0, [pc, #20]	; (800c524 <CDC_Receive_FS+0x24>)
 800c50e:	f7fb fd81 	bl	8008014 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c512:	4804      	ldr	r0, [pc, #16]	; (800c524 <CDC_Receive_FS+0x24>)
 800c514:	f7fb fddc 	bl	80080d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c518:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3708      	adds	r7, #8
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop
 800c524:	2000581c 	.word	0x2000581c

0800c528 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b084      	sub	sp, #16
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
 800c530:	460b      	mov	r3, r1
 800c532:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c534:	2300      	movs	r3, #0
 800c536:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c538:	4b0d      	ldr	r3, [pc, #52]	; (800c570 <CDC_Transmit_FS+0x48>)
 800c53a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c53e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c546:	2b00      	cmp	r3, #0
 800c548:	d001      	beq.n	800c54e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c54a:	2301      	movs	r3, #1
 800c54c:	e00b      	b.n	800c566 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c54e:	887b      	ldrh	r3, [r7, #2]
 800c550:	461a      	mov	r2, r3
 800c552:	6879      	ldr	r1, [r7, #4]
 800c554:	4806      	ldr	r0, [pc, #24]	; (800c570 <CDC_Transmit_FS+0x48>)
 800c556:	f7fb fd3b 	bl	8007fd0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c55a:	4805      	ldr	r0, [pc, #20]	; (800c570 <CDC_Transmit_FS+0x48>)
 800c55c:	f7fb fd78 	bl	8008050 <USBD_CDC_TransmitPacket>
 800c560:	4603      	mov	r3, r0
 800c562:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c564:	7bfb      	ldrb	r3, [r7, #15]
}
 800c566:	4618      	mov	r0, r3
 800c568:	3710      	adds	r7, #16
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	2000581c 	.word	0x2000581c

0800c574 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c574:	b480      	push	{r7}
 800c576:	b087      	sub	sp, #28
 800c578:	af00      	add	r7, sp, #0
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	60b9      	str	r1, [r7, #8]
 800c57e:	4613      	mov	r3, r2
 800c580:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c582:	2300      	movs	r3, #0
 800c584:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c586:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	371c      	adds	r7, #28
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr
	...

0800c598 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c598:	b480      	push	{r7}
 800c59a:	b083      	sub	sp, #12
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	4603      	mov	r3, r0
 800c5a0:	6039      	str	r1, [r7, #0]
 800c5a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	2212      	movs	r2, #18
 800c5a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c5aa:	4b03      	ldr	r3, [pc, #12]	; (800c5b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	370c      	adds	r7, #12
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b6:	4770      	bx	lr
 800c5b8:	200000d0 	.word	0x200000d0

0800c5bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	6039      	str	r1, [r7, #0]
 800c5c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	2204      	movs	r2, #4
 800c5cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c5ce:	4b03      	ldr	r3, [pc, #12]	; (800c5dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	200000f0 	.word	0x200000f0

0800c5e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	6039      	str	r1, [r7, #0]
 800c5ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c5ec:	79fb      	ldrb	r3, [r7, #7]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d105      	bne.n	800c5fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c5f2:	683a      	ldr	r2, [r7, #0]
 800c5f4:	4907      	ldr	r1, [pc, #28]	; (800c614 <USBD_FS_ProductStrDescriptor+0x34>)
 800c5f6:	4808      	ldr	r0, [pc, #32]	; (800c618 <USBD_FS_ProductStrDescriptor+0x38>)
 800c5f8:	f7fc ffdc 	bl	80095b4 <USBD_GetString>
 800c5fc:	e004      	b.n	800c608 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c5fe:	683a      	ldr	r2, [r7, #0]
 800c600:	4904      	ldr	r1, [pc, #16]	; (800c614 <USBD_FS_ProductStrDescriptor+0x34>)
 800c602:	4805      	ldr	r0, [pc, #20]	; (800c618 <USBD_FS_ProductStrDescriptor+0x38>)
 800c604:	f7fc ffd6 	bl	80095b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c608:	4b02      	ldr	r3, [pc, #8]	; (800c614 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3708      	adds	r7, #8
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
 800c612:	bf00      	nop
 800c614:	20006af8 	.word	0x20006af8
 800c618:	0800d220 	.word	0x0800d220

0800c61c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	4603      	mov	r3, r0
 800c624:	6039      	str	r1, [r7, #0]
 800c626:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c628:	683a      	ldr	r2, [r7, #0]
 800c62a:	4904      	ldr	r1, [pc, #16]	; (800c63c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c62c:	4804      	ldr	r0, [pc, #16]	; (800c640 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c62e:	f7fc ffc1 	bl	80095b4 <USBD_GetString>
  return USBD_StrDesc;
 800c632:	4b02      	ldr	r3, [pc, #8]	; (800c63c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c634:	4618      	mov	r0, r3
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	20006af8 	.word	0x20006af8
 800c640:	0800d238 	.word	0x0800d238

0800c644 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	4603      	mov	r3, r0
 800c64c:	6039      	str	r1, [r7, #0]
 800c64e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	221a      	movs	r2, #26
 800c654:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c656:	f000 f855 	bl	800c704 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c65a:	4b02      	ldr	r3, [pc, #8]	; (800c664 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3708      	adds	r7, #8
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}
 800c664:	200000f4 	.word	0x200000f4

0800c668 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	4603      	mov	r3, r0
 800c670:	6039      	str	r1, [r7, #0]
 800c672:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c674:	79fb      	ldrb	r3, [r7, #7]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d105      	bne.n	800c686 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c67a:	683a      	ldr	r2, [r7, #0]
 800c67c:	4907      	ldr	r1, [pc, #28]	; (800c69c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c67e:	4808      	ldr	r0, [pc, #32]	; (800c6a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c680:	f7fc ff98 	bl	80095b4 <USBD_GetString>
 800c684:	e004      	b.n	800c690 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	4904      	ldr	r1, [pc, #16]	; (800c69c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c68a:	4805      	ldr	r0, [pc, #20]	; (800c6a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c68c:	f7fc ff92 	bl	80095b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c690:	4b02      	ldr	r3, [pc, #8]	; (800c69c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c692:	4618      	mov	r0, r3
 800c694:	3708      	adds	r7, #8
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	20006af8 	.word	0x20006af8
 800c6a0:	0800d24c 	.word	0x0800d24c

0800c6a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	6039      	str	r1, [r7, #0]
 800c6ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c6b0:	79fb      	ldrb	r3, [r7, #7]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d105      	bne.n	800c6c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c6b6:	683a      	ldr	r2, [r7, #0]
 800c6b8:	4907      	ldr	r1, [pc, #28]	; (800c6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c6ba:	4808      	ldr	r0, [pc, #32]	; (800c6dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c6bc:	f7fc ff7a 	bl	80095b4 <USBD_GetString>
 800c6c0:	e004      	b.n	800c6cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c6c2:	683a      	ldr	r2, [r7, #0]
 800c6c4:	4904      	ldr	r1, [pc, #16]	; (800c6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c6c6:	4805      	ldr	r0, [pc, #20]	; (800c6dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c6c8:	f7fc ff74 	bl	80095b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c6cc:	4b02      	ldr	r3, [pc, #8]	; (800c6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3708      	adds	r7, #8
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}
 800c6d6:	bf00      	nop
 800c6d8:	20006af8 	.word	0x20006af8
 800c6dc:	0800d258 	.word	0x0800d258

0800c6e0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6e0:	b480      	push	{r7}
 800c6e2:	b083      	sub	sp, #12
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	6039      	str	r1, [r7, #0]
 800c6ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	220c      	movs	r2, #12
 800c6f0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800c6f2:	4b03      	ldr	r3, [pc, #12]	; (800c700 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	370c      	adds	r7, #12
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr
 800c700:	200000e4 	.word	0x200000e4

0800c704 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b084      	sub	sp, #16
 800c708:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c70a:	4b0f      	ldr	r3, [pc, #60]	; (800c748 <Get_SerialNum+0x44>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c710:	4b0e      	ldr	r3, [pc, #56]	; (800c74c <Get_SerialNum+0x48>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c716:	4b0e      	ldr	r3, [pc, #56]	; (800c750 <Get_SerialNum+0x4c>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4413      	add	r3, r2
 800c722:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d009      	beq.n	800c73e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c72a:	2208      	movs	r2, #8
 800c72c:	4909      	ldr	r1, [pc, #36]	; (800c754 <Get_SerialNum+0x50>)
 800c72e:	68f8      	ldr	r0, [r7, #12]
 800c730:	f000 f814 	bl	800c75c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c734:	2204      	movs	r2, #4
 800c736:	4908      	ldr	r1, [pc, #32]	; (800c758 <Get_SerialNum+0x54>)
 800c738:	68b8      	ldr	r0, [r7, #8]
 800c73a:	f000 f80f 	bl	800c75c <IntToUnicode>
  }
}
 800c73e:	bf00      	nop
 800c740:	3710      	adds	r7, #16
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}
 800c746:	bf00      	nop
 800c748:	1ff0f420 	.word	0x1ff0f420
 800c74c:	1ff0f424 	.word	0x1ff0f424
 800c750:	1ff0f428 	.word	0x1ff0f428
 800c754:	200000f6 	.word	0x200000f6
 800c758:	20000106 	.word	0x20000106

0800c75c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	4613      	mov	r3, r2
 800c768:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c76a:	2300      	movs	r3, #0
 800c76c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c76e:	2300      	movs	r3, #0
 800c770:	75fb      	strb	r3, [r7, #23]
 800c772:	e027      	b.n	800c7c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	0f1b      	lsrs	r3, r3, #28
 800c778:	2b09      	cmp	r3, #9
 800c77a:	d80b      	bhi.n	800c794 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	0f1b      	lsrs	r3, r3, #28
 800c780:	b2da      	uxtb	r2, r3
 800c782:	7dfb      	ldrb	r3, [r7, #23]
 800c784:	005b      	lsls	r3, r3, #1
 800c786:	4619      	mov	r1, r3
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	440b      	add	r3, r1
 800c78c:	3230      	adds	r2, #48	; 0x30
 800c78e:	b2d2      	uxtb	r2, r2
 800c790:	701a      	strb	r2, [r3, #0]
 800c792:	e00a      	b.n	800c7aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	0f1b      	lsrs	r3, r3, #28
 800c798:	b2da      	uxtb	r2, r3
 800c79a:	7dfb      	ldrb	r3, [r7, #23]
 800c79c:	005b      	lsls	r3, r3, #1
 800c79e:	4619      	mov	r1, r3
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	440b      	add	r3, r1
 800c7a4:	3237      	adds	r2, #55	; 0x37
 800c7a6:	b2d2      	uxtb	r2, r2
 800c7a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	011b      	lsls	r3, r3, #4
 800c7ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c7b0:	7dfb      	ldrb	r3, [r7, #23]
 800c7b2:	005b      	lsls	r3, r3, #1
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	68ba      	ldr	r2, [r7, #8]
 800c7b8:	4413      	add	r3, r2
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c7be:	7dfb      	ldrb	r3, [r7, #23]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	75fb      	strb	r3, [r7, #23]
 800c7c4:	7dfa      	ldrb	r2, [r7, #23]
 800c7c6:	79fb      	ldrb	r3, [r7, #7]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d3d3      	bcc.n	800c774 <IntToUnicode+0x18>
  }
}
 800c7cc:	bf00      	nop
 800c7ce:	bf00      	nop
 800c7d0:	371c      	adds	r7, #28
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr
	...

0800c7dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b0ae      	sub	sp, #184	; 0xb8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c7e4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	601a      	str	r2, [r3, #0]
 800c7ec:	605a      	str	r2, [r3, #4]
 800c7ee:	609a      	str	r2, [r3, #8]
 800c7f0:	60da      	str	r2, [r3, #12]
 800c7f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c7f4:	f107 0314 	add.w	r3, r7, #20
 800c7f8:	2290      	movs	r2, #144	; 0x90
 800c7fa:	2100      	movs	r1, #0
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f000 fbb3 	bl	800cf68 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c80a:	d161      	bne.n	800c8d0 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800c80c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c810:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800c812:	2300      	movs	r3, #0
 800c814:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c818:	f107 0314 	add.w	r3, r7, #20
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7f8 fae1 	bl	8004de4 <HAL_RCCEx_PeriphCLKConfig>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800c828:	f7f5 fa8c 	bl	8001d44 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c82c:	4b2a      	ldr	r3, [pc, #168]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c82e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c830:	4a29      	ldr	r2, [pc, #164]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c832:	f043 0301 	orr.w	r3, r3, #1
 800c836:	6313      	str	r3, [r2, #48]	; 0x30
 800c838:	4b27      	ldr	r3, [pc, #156]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c83c:	f003 0301 	and.w	r3, r3, #1
 800c840:	613b      	str	r3, [r7, #16]
 800c842:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800c844:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800c848:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c84c:	2302      	movs	r3, #2
 800c84e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c852:	2300      	movs	r3, #0
 800c854:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c858:	2303      	movs	r3, #3
 800c85a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c85e:	230a      	movs	r3, #10
 800c860:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c864:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800c868:	4619      	mov	r1, r3
 800c86a:	481c      	ldr	r0, [pc, #112]	; (800c8dc <HAL_PCD_MspInit+0x100>)
 800c86c:	f7f6 f908 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800c870:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c874:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c878:	2300      	movs	r3, #0
 800c87a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c87e:	2300      	movs	r3, #0
 800c880:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800c884:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800c888:	4619      	mov	r1, r3
 800c88a:	4814      	ldr	r0, [pc, #80]	; (800c8dc <HAL_PCD_MspInit+0x100>)
 800c88c:	f7f6 f8f8 	bl	8002a80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c890:	4b11      	ldr	r3, [pc, #68]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c894:	4a10      	ldr	r2, [pc, #64]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c89a:	6353      	str	r3, [r2, #52]	; 0x34
 800c89c:	4b0e      	ldr	r3, [pc, #56]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c89e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8a4:	60fb      	str	r3, [r7, #12]
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	4b0b      	ldr	r3, [pc, #44]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c8aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c8ac:	4a0a      	ldr	r2, [pc, #40]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c8ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c8b2:	6453      	str	r3, [r2, #68]	; 0x44
 800c8b4:	4b08      	ldr	r3, [pc, #32]	; (800c8d8 <HAL_PCD_MspInit+0xfc>)
 800c8b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c8b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c8bc:	60bb      	str	r3, [r7, #8]
 800c8be:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	2105      	movs	r1, #5
 800c8c4:	2043      	movs	r0, #67	; 0x43
 800c8c6:	f7f5 fd7e 	bl	80023c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c8ca:	2043      	movs	r0, #67	; 0x43
 800c8cc:	f7f5 fd97 	bl	80023fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c8d0:	bf00      	nop
 800c8d2:	37b8      	adds	r7, #184	; 0xb8
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	40023800 	.word	0x40023800
 800c8dc:	40020000 	.word	0x40020000

0800c8e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	4610      	mov	r0, r2
 800c8f8:	f7fb fcd3 	bl	80082a2 <USBD_LL_SetupStage>
}
 800c8fc:	bf00      	nop
 800c8fe:	3708      	adds	r7, #8
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	460b      	mov	r3, r1
 800c90e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800c916:	78fa      	ldrb	r2, [r7, #3]
 800c918:	6879      	ldr	r1, [r7, #4]
 800c91a:	4613      	mov	r3, r2
 800c91c:	00db      	lsls	r3, r3, #3
 800c91e:	4413      	add	r3, r2
 800c920:	009b      	lsls	r3, r3, #2
 800c922:	440b      	add	r3, r1
 800c924:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	78fb      	ldrb	r3, [r7, #3]
 800c92c:	4619      	mov	r1, r3
 800c92e:	f7fb fd0d 	bl	800834c <USBD_LL_DataOutStage>
}
 800c932:	bf00      	nop
 800c934:	3708      	adds	r7, #8
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}

0800c93a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c93a:	b580      	push	{r7, lr}
 800c93c:	b082      	sub	sp, #8
 800c93e:	af00      	add	r7, sp, #0
 800c940:	6078      	str	r0, [r7, #4]
 800c942:	460b      	mov	r3, r1
 800c944:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800c94c:	78fa      	ldrb	r2, [r7, #3]
 800c94e:	6879      	ldr	r1, [r7, #4]
 800c950:	4613      	mov	r3, r2
 800c952:	00db      	lsls	r3, r3, #3
 800c954:	4413      	add	r3, r2
 800c956:	009b      	lsls	r3, r3, #2
 800c958:	440b      	add	r3, r1
 800c95a:	334c      	adds	r3, #76	; 0x4c
 800c95c:	681a      	ldr	r2, [r3, #0]
 800c95e:	78fb      	ldrb	r3, [r7, #3]
 800c960:	4619      	mov	r1, r3
 800c962:	f7fb fda6 	bl	80084b2 <USBD_LL_DataInStage>
}
 800c966:	bf00      	nop
 800c968:	3708      	adds	r7, #8
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b082      	sub	sp, #8
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800c97c:	4618      	mov	r0, r3
 800c97e:	f7fb feda 	bl	8008736 <USBD_LL_SOF>
}
 800c982:	bf00      	nop
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}

0800c98a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c98a:	b580      	push	{r7, lr}
 800c98c:	b084      	sub	sp, #16
 800c98e:	af00      	add	r7, sp, #0
 800c990:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c992:	2301      	movs	r3, #1
 800c994:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	68db      	ldr	r3, [r3, #12]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d102      	bne.n	800c9a4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	73fb      	strb	r3, [r7, #15]
 800c9a2:	e008      	b.n	800c9b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	2b02      	cmp	r3, #2
 800c9aa:	d102      	bne.n	800c9b2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	73fb      	strb	r3, [r7, #15]
 800c9b0:	e001      	b.n	800c9b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c9b2:	f7f5 f9c7 	bl	8001d44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800c9bc:	7bfa      	ldrb	r2, [r7, #15]
 800c9be:	4611      	mov	r1, r2
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f7fb fe7a 	bl	80086ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7fb fe22 	bl	8008616 <USBD_LL_Reset>
}
 800c9d2:	bf00      	nop
 800c9d4:	3710      	adds	r7, #16
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}
	...

0800c9dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b082      	sub	sp, #8
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7fb fe75 	bl	80086da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	6812      	ldr	r2, [r2, #0]
 800c9fe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ca02:	f043 0301 	orr.w	r3, r3, #1
 800ca06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6a1b      	ldr	r3, [r3, #32]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d005      	beq.n	800ca1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ca10:	4b04      	ldr	r3, [pc, #16]	; (800ca24 <HAL_PCD_SuspendCallback+0x48>)
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	4a03      	ldr	r2, [pc, #12]	; (800ca24 <HAL_PCD_SuspendCallback+0x48>)
 800ca16:	f043 0306 	orr.w	r3, r3, #6
 800ca1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ca1c:	bf00      	nop
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	e000ed00 	.word	0xe000ed00

0800ca28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7fb fe65 	bl	8008706 <USBD_LL_Resume>
}
 800ca3c:	bf00      	nop
 800ca3e:	3708      	adds	r7, #8
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b082      	sub	sp, #8
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
 800ca4c:	460b      	mov	r3, r1
 800ca4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ca56:	78fa      	ldrb	r2, [r7, #3]
 800ca58:	4611      	mov	r1, r2
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7fb febd 	bl	80087da <USBD_LL_IsoOUTIncomplete>
}
 800ca60:	bf00      	nop
 800ca62:	3708      	adds	r7, #8
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}

0800ca68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	460b      	mov	r3, r1
 800ca72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ca7a:	78fa      	ldrb	r2, [r7, #3]
 800ca7c:	4611      	mov	r1, r2
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7fb fe79 	bl	8008776 <USBD_LL_IsoINIncomplete>
}
 800ca84:	bf00      	nop
 800ca86:	3708      	adds	r7, #8
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b082      	sub	sp, #8
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f7fb fecf 	bl	800883e <USBD_LL_DevConnected>
}
 800caa0:	bf00      	nop
 800caa2:	3708      	adds	r7, #8
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b082      	sub	sp, #8
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7fb fecc 	bl	8008854 <USBD_LL_DevDisconnected>
}
 800cabc:	bf00      	nop
 800cabe:	3708      	adds	r7, #8
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b082      	sub	sp, #8
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d13c      	bne.n	800cb4e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cad4:	4a20      	ldr	r2, [pc, #128]	; (800cb58 <USBD_LL_Init+0x94>)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	4a1e      	ldr	r2, [pc, #120]	; (800cb58 <USBD_LL_Init+0x94>)
 800cae0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cae4:	4b1c      	ldr	r3, [pc, #112]	; (800cb58 <USBD_LL_Init+0x94>)
 800cae6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800caea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800caec:	4b1a      	ldr	r3, [pc, #104]	; (800cb58 <USBD_LL_Init+0x94>)
 800caee:	2206      	movs	r2, #6
 800caf0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800caf2:	4b19      	ldr	r3, [pc, #100]	; (800cb58 <USBD_LL_Init+0x94>)
 800caf4:	2202      	movs	r2, #2
 800caf6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800caf8:	4b17      	ldr	r3, [pc, #92]	; (800cb58 <USBD_LL_Init+0x94>)
 800cafa:	2200      	movs	r2, #0
 800cafc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cafe:	4b16      	ldr	r3, [pc, #88]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb00:	2202      	movs	r2, #2
 800cb02:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800cb04:	4b14      	ldr	r3, [pc, #80]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb06:	2201      	movs	r2, #1
 800cb08:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cb0a:	4b13      	ldr	r3, [pc, #76]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cb10:	4b11      	ldr	r3, [pc, #68]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb12:	2200      	movs	r2, #0
 800cb14:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800cb16:	4b10      	ldr	r3, [pc, #64]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb18:	2201      	movs	r2, #1
 800cb1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cb1c:	4b0e      	ldr	r3, [pc, #56]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb1e:	2200      	movs	r2, #0
 800cb20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cb22:	480d      	ldr	r0, [pc, #52]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb24:	f7f6 f971 	bl	8002e0a <HAL_PCD_Init>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d001      	beq.n	800cb32 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800cb2e:	f7f5 f909 	bl	8001d44 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cb32:	2180      	movs	r1, #128	; 0x80
 800cb34:	4808      	ldr	r0, [pc, #32]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb36:	f7f7 fbec 	bl	8004312 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cb3a:	2240      	movs	r2, #64	; 0x40
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	4806      	ldr	r0, [pc, #24]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb40:	f7f7 fba0 	bl	8004284 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cb44:	2280      	movs	r2, #128	; 0x80
 800cb46:	2101      	movs	r1, #1
 800cb48:	4803      	ldr	r0, [pc, #12]	; (800cb58 <USBD_LL_Init+0x94>)
 800cb4a:	f7f7 fb9b 	bl	8004284 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cb4e:	2300      	movs	r3, #0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	20006cf8 	.word	0x20006cf8

0800cb5c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b084      	sub	sp, #16
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb64:	2300      	movs	r3, #0
 800cb66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb68:	2300      	movs	r3, #0
 800cb6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7f6 fa6d 	bl	8003052 <HAL_PCD_Start>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb7c:	7bfb      	ldrb	r3, [r7, #15]
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f000 f97e 	bl	800ce80 <USBD_Get_USB_Status>
 800cb84:	4603      	mov	r3, r0
 800cb86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb88:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3710      	adds	r7, #16
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b084      	sub	sp, #16
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	6078      	str	r0, [r7, #4]
 800cb9a:	4608      	mov	r0, r1
 800cb9c:	4611      	mov	r1, r2
 800cb9e:	461a      	mov	r2, r3
 800cba0:	4603      	mov	r3, r0
 800cba2:	70fb      	strb	r3, [r7, #3]
 800cba4:	460b      	mov	r3, r1
 800cba6:	70bb      	strb	r3, [r7, #2]
 800cba8:	4613      	mov	r3, r2
 800cbaa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbac:	2300      	movs	r3, #0
 800cbae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cbba:	78bb      	ldrb	r3, [r7, #2]
 800cbbc:	883a      	ldrh	r2, [r7, #0]
 800cbbe:	78f9      	ldrb	r1, [r7, #3]
 800cbc0:	f7f6 ff5a 	bl	8003a78 <HAL_PCD_EP_Open>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbc8:	7bfb      	ldrb	r3, [r7, #15]
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f000 f958 	bl	800ce80 <USBD_Get_USB_Status>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbd4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3710      	adds	r7, #16
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}

0800cbde <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbde:	b580      	push	{r7, lr}
 800cbe0:	b084      	sub	sp, #16
 800cbe2:	af00      	add	r7, sp, #0
 800cbe4:	6078      	str	r0, [r7, #4]
 800cbe6:	460b      	mov	r3, r1
 800cbe8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbea:	2300      	movs	r3, #0
 800cbec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cbf8:	78fa      	ldrb	r2, [r7, #3]
 800cbfa:	4611      	mov	r1, r2
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f7f6 ffa3 	bl	8003b48 <HAL_PCD_EP_Close>
 800cc02:	4603      	mov	r3, r0
 800cc04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc06:	7bfb      	ldrb	r3, [r7, #15]
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f000 f939 	bl	800ce80 <USBD_Get_USB_Status>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc12:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	3710      	adds	r7, #16
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}

0800cc1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b084      	sub	sp, #16
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	460b      	mov	r3, r1
 800cc26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cc36:	78fa      	ldrb	r2, [r7, #3]
 800cc38:	4611      	mov	r1, r2
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f7f7 f87b 	bl	8003d36 <HAL_PCD_EP_SetStall>
 800cc40:	4603      	mov	r3, r0
 800cc42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc44:	7bfb      	ldrb	r3, [r7, #15]
 800cc46:	4618      	mov	r0, r3
 800cc48:	f000 f91a 	bl	800ce80 <USBD_Get_USB_Status>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc50:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3710      	adds	r7, #16
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}

0800cc5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc5a:	b580      	push	{r7, lr}
 800cc5c:	b084      	sub	sp, #16
 800cc5e:	af00      	add	r7, sp, #0
 800cc60:	6078      	str	r0, [r7, #4]
 800cc62:	460b      	mov	r3, r1
 800cc64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc66:	2300      	movs	r3, #0
 800cc68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cc74:	78fa      	ldrb	r2, [r7, #3]
 800cc76:	4611      	mov	r1, r2
 800cc78:	4618      	mov	r0, r3
 800cc7a:	f7f7 f8c0 	bl	8003dfe <HAL_PCD_EP_ClrStall>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc82:	7bfb      	ldrb	r3, [r7, #15]
 800cc84:	4618      	mov	r0, r3
 800cc86:	f000 f8fb 	bl	800ce80 <USBD_Get_USB_Status>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc8e:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	460b      	mov	r3, r1
 800cca2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ccaa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ccac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	da0b      	bge.n	800cccc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ccb4:	78fb      	ldrb	r3, [r7, #3]
 800ccb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ccba:	68f9      	ldr	r1, [r7, #12]
 800ccbc:	4613      	mov	r3, r2
 800ccbe:	00db      	lsls	r3, r3, #3
 800ccc0:	4413      	add	r3, r2
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	440b      	add	r3, r1
 800ccc6:	333e      	adds	r3, #62	; 0x3e
 800ccc8:	781b      	ldrb	r3, [r3, #0]
 800ccca:	e00b      	b.n	800cce4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cccc:	78fb      	ldrb	r3, [r7, #3]
 800ccce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ccd2:	68f9      	ldr	r1, [r7, #12]
 800ccd4:	4613      	mov	r3, r2
 800ccd6:	00db      	lsls	r3, r3, #3
 800ccd8:	4413      	add	r3, r2
 800ccda:	009b      	lsls	r3, r3, #2
 800ccdc:	440b      	add	r3, r1
 800ccde:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800cce2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3714      	adds	r7, #20
 800cce8:	46bd      	mov	sp, r7
 800ccea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccee:	4770      	bx	lr

0800ccf0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b084      	sub	sp, #16
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	460b      	mov	r3, r1
 800ccfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd00:	2300      	movs	r3, #0
 800cd02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cd0a:	78fa      	ldrb	r2, [r7, #3]
 800cd0c:	4611      	mov	r1, r2
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7f6 fe8d 	bl	8003a2e <HAL_PCD_SetAddress>
 800cd14:	4603      	mov	r3, r0
 800cd16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd18:	7bfb      	ldrb	r3, [r7, #15]
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f000 f8b0 	bl	800ce80 <USBD_Get_USB_Status>
 800cd20:	4603      	mov	r3, r0
 800cd22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd24:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}

0800cd2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cd2e:	b580      	push	{r7, lr}
 800cd30:	b086      	sub	sp, #24
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	60f8      	str	r0, [r7, #12]
 800cd36:	607a      	str	r2, [r7, #4]
 800cd38:	603b      	str	r3, [r7, #0]
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd42:	2300      	movs	r3, #0
 800cd44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cd4c:	7af9      	ldrb	r1, [r7, #11]
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	687a      	ldr	r2, [r7, #4]
 800cd52:	f7f6 ffa6 	bl	8003ca2 <HAL_PCD_EP_Transmit>
 800cd56:	4603      	mov	r3, r0
 800cd58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd5a:	7dfb      	ldrb	r3, [r7, #23]
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	f000 f88f 	bl	800ce80 <USBD_Get_USB_Status>
 800cd62:	4603      	mov	r3, r0
 800cd64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cd66:	7dbb      	ldrb	r3, [r7, #22]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3718      	adds	r7, #24
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}

0800cd70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b086      	sub	sp, #24
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	60f8      	str	r0, [r7, #12]
 800cd78:	607a      	str	r2, [r7, #4]
 800cd7a:	603b      	str	r3, [r7, #0]
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd80:	2300      	movs	r3, #0
 800cd82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd84:	2300      	movs	r3, #0
 800cd86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cd8e:	7af9      	ldrb	r1, [r7, #11]
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	687a      	ldr	r2, [r7, #4]
 800cd94:	f7f6 ff22 	bl	8003bdc <HAL_PCD_EP_Receive>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd9c:	7dfb      	ldrb	r3, [r7, #23]
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f000 f86e 	bl	800ce80 <USBD_Get_USB_Status>
 800cda4:	4603      	mov	r3, r0
 800cda6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cda8:	7dbb      	ldrb	r3, [r7, #22]
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3718      	adds	r7, #24
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}

0800cdb2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdb2:	b580      	push	{r7, lr}
 800cdb4:	b082      	sub	sp, #8
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	6078      	str	r0, [r7, #4]
 800cdba:	460b      	mov	r3, r1
 800cdbc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cdc4:	78fa      	ldrb	r2, [r7, #3]
 800cdc6:	4611      	mov	r1, r2
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f7f6 ff52 	bl	8003c72 <HAL_PCD_EP_GetRxCount>
 800cdce:	4603      	mov	r3, r0
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3708      	adds	r7, #8
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b082      	sub	sp, #8
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	460b      	mov	r3, r1
 800cde2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800cde4:	78fb      	ldrb	r3, [r7, #3]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d002      	beq.n	800cdf0 <HAL_PCDEx_LPM_Callback+0x18>
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d01f      	beq.n	800ce2e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800cdee:	e03b      	b.n	800ce68 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	6a1b      	ldr	r3, [r3, #32]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d007      	beq.n	800ce08 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800cdf8:	f000 f83c 	bl	800ce74 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cdfc:	4b1c      	ldr	r3, [pc, #112]	; (800ce70 <HAL_PCDEx_LPM_Callback+0x98>)
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	4a1b      	ldr	r2, [pc, #108]	; (800ce70 <HAL_PCDEx_LPM_Callback+0x98>)
 800ce02:	f023 0306 	bic.w	r3, r3, #6
 800ce06:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	6812      	ldr	r2, [r2, #0]
 800ce16:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ce1a:	f023 0301 	bic.w	r3, r3, #1
 800ce1e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ce26:	4618      	mov	r0, r3
 800ce28:	f7fb fc6d 	bl	8008706 <USBD_LL_Resume>
    break;
 800ce2c:	e01c      	b.n	800ce68 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	687a      	ldr	r2, [r7, #4]
 800ce3a:	6812      	ldr	r2, [r2, #0]
 800ce3c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ce40:	f043 0301 	orr.w	r3, r3, #1
 800ce44:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f7fb fc44 	bl	80086da <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6a1b      	ldr	r3, [r3, #32]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d005      	beq.n	800ce66 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce5a:	4b05      	ldr	r3, [pc, #20]	; (800ce70 <HAL_PCDEx_LPM_Callback+0x98>)
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	4a04      	ldr	r2, [pc, #16]	; (800ce70 <HAL_PCDEx_LPM_Callback+0x98>)
 800ce60:	f043 0306 	orr.w	r3, r3, #6
 800ce64:	6113      	str	r3, [r2, #16]
    break;
 800ce66:	bf00      	nop
}
 800ce68:	bf00      	nop
 800ce6a:	3708      	adds	r7, #8
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}
 800ce70:	e000ed00 	.word	0xe000ed00

0800ce74 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ce78:	f7f4 fdb6 	bl	80019e8 <SystemClock_Config>
}
 800ce7c:	bf00      	nop
 800ce7e:	bd80      	pop	{r7, pc}

0800ce80 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b085      	sub	sp, #20
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	4603      	mov	r3, r0
 800ce88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ce8e:	79fb      	ldrb	r3, [r7, #7]
 800ce90:	2b03      	cmp	r3, #3
 800ce92:	d817      	bhi.n	800cec4 <USBD_Get_USB_Status+0x44>
 800ce94:	a201      	add	r2, pc, #4	; (adr r2, 800ce9c <USBD_Get_USB_Status+0x1c>)
 800ce96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9a:	bf00      	nop
 800ce9c:	0800cead 	.word	0x0800cead
 800cea0:	0800ceb3 	.word	0x0800ceb3
 800cea4:	0800ceb9 	.word	0x0800ceb9
 800cea8:	0800cebf 	.word	0x0800cebf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ceac:	2300      	movs	r3, #0
 800ceae:	73fb      	strb	r3, [r7, #15]
    break;
 800ceb0:	e00b      	b.n	800ceca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ceb2:	2303      	movs	r3, #3
 800ceb4:	73fb      	strb	r3, [r7, #15]
    break;
 800ceb6:	e008      	b.n	800ceca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ceb8:	2301      	movs	r3, #1
 800ceba:	73fb      	strb	r3, [r7, #15]
    break;
 800cebc:	e005      	b.n	800ceca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cebe:	2303      	movs	r3, #3
 800cec0:	73fb      	strb	r3, [r7, #15]
    break;
 800cec2:	e002      	b.n	800ceca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cec4:	2303      	movs	r3, #3
 800cec6:	73fb      	strb	r3, [r7, #15]
    break;
 800cec8:	bf00      	nop
  }
  return usb_status;
 800ceca:	7bfb      	ldrb	r3, [r7, #15]
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3714      	adds	r7, #20
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <__errno>:
 800ced8:	4b01      	ldr	r3, [pc, #4]	; (800cee0 <__errno+0x8>)
 800ceda:	6818      	ldr	r0, [r3, #0]
 800cedc:	4770      	bx	lr
 800cede:	bf00      	nop
 800cee0:	20000110 	.word	0x20000110

0800cee4 <__libc_init_array>:
 800cee4:	b570      	push	{r4, r5, r6, lr}
 800cee6:	4d0d      	ldr	r5, [pc, #52]	; (800cf1c <__libc_init_array+0x38>)
 800cee8:	4c0d      	ldr	r4, [pc, #52]	; (800cf20 <__libc_init_array+0x3c>)
 800ceea:	1b64      	subs	r4, r4, r5
 800ceec:	10a4      	asrs	r4, r4, #2
 800ceee:	2600      	movs	r6, #0
 800cef0:	42a6      	cmp	r6, r4
 800cef2:	d109      	bne.n	800cf08 <__libc_init_array+0x24>
 800cef4:	4d0b      	ldr	r5, [pc, #44]	; (800cf24 <__libc_init_array+0x40>)
 800cef6:	4c0c      	ldr	r4, [pc, #48]	; (800cf28 <__libc_init_array+0x44>)
 800cef8:	f000 f93c 	bl	800d174 <_init>
 800cefc:	1b64      	subs	r4, r4, r5
 800cefe:	10a4      	asrs	r4, r4, #2
 800cf00:	2600      	movs	r6, #0
 800cf02:	42a6      	cmp	r6, r4
 800cf04:	d105      	bne.n	800cf12 <__libc_init_array+0x2e>
 800cf06:	bd70      	pop	{r4, r5, r6, pc}
 800cf08:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf0c:	4798      	blx	r3
 800cf0e:	3601      	adds	r6, #1
 800cf10:	e7ee      	b.n	800cef0 <__libc_init_array+0xc>
 800cf12:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf16:	4798      	blx	r3
 800cf18:	3601      	adds	r6, #1
 800cf1a:	e7f2      	b.n	800cf02 <__libc_init_array+0x1e>
 800cf1c:	0800d2f8 	.word	0x0800d2f8
 800cf20:	0800d2f8 	.word	0x0800d2f8
 800cf24:	0800d2f8 	.word	0x0800d2f8
 800cf28:	0800d2fc 	.word	0x0800d2fc

0800cf2c <malloc>:
 800cf2c:	4b02      	ldr	r3, [pc, #8]	; (800cf38 <malloc+0xc>)
 800cf2e:	4601      	mov	r1, r0
 800cf30:	6818      	ldr	r0, [r3, #0]
 800cf32:	f000 b88d 	b.w	800d050 <_malloc_r>
 800cf36:	bf00      	nop
 800cf38:	20000110 	.word	0x20000110

0800cf3c <free>:
 800cf3c:	4b02      	ldr	r3, [pc, #8]	; (800cf48 <free+0xc>)
 800cf3e:	4601      	mov	r1, r0
 800cf40:	6818      	ldr	r0, [r3, #0]
 800cf42:	f000 b819 	b.w	800cf78 <_free_r>
 800cf46:	bf00      	nop
 800cf48:	20000110 	.word	0x20000110

0800cf4c <memcpy>:
 800cf4c:	440a      	add	r2, r1
 800cf4e:	4291      	cmp	r1, r2
 800cf50:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf54:	d100      	bne.n	800cf58 <memcpy+0xc>
 800cf56:	4770      	bx	lr
 800cf58:	b510      	push	{r4, lr}
 800cf5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf62:	4291      	cmp	r1, r2
 800cf64:	d1f9      	bne.n	800cf5a <memcpy+0xe>
 800cf66:	bd10      	pop	{r4, pc}

0800cf68 <memset>:
 800cf68:	4402      	add	r2, r0
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d100      	bne.n	800cf72 <memset+0xa>
 800cf70:	4770      	bx	lr
 800cf72:	f803 1b01 	strb.w	r1, [r3], #1
 800cf76:	e7f9      	b.n	800cf6c <memset+0x4>

0800cf78 <_free_r>:
 800cf78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf7a:	2900      	cmp	r1, #0
 800cf7c:	d044      	beq.n	800d008 <_free_r+0x90>
 800cf7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf82:	9001      	str	r0, [sp, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	f1a1 0404 	sub.w	r4, r1, #4
 800cf8a:	bfb8      	it	lt
 800cf8c:	18e4      	addlt	r4, r4, r3
 800cf8e:	f000 f8e3 	bl	800d158 <__malloc_lock>
 800cf92:	4a1e      	ldr	r2, [pc, #120]	; (800d00c <_free_r+0x94>)
 800cf94:	9801      	ldr	r0, [sp, #4]
 800cf96:	6813      	ldr	r3, [r2, #0]
 800cf98:	b933      	cbnz	r3, 800cfa8 <_free_r+0x30>
 800cf9a:	6063      	str	r3, [r4, #4]
 800cf9c:	6014      	str	r4, [r2, #0]
 800cf9e:	b003      	add	sp, #12
 800cfa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cfa4:	f000 b8de 	b.w	800d164 <__malloc_unlock>
 800cfa8:	42a3      	cmp	r3, r4
 800cfaa:	d908      	bls.n	800cfbe <_free_r+0x46>
 800cfac:	6825      	ldr	r5, [r4, #0]
 800cfae:	1961      	adds	r1, r4, r5
 800cfb0:	428b      	cmp	r3, r1
 800cfb2:	bf01      	itttt	eq
 800cfb4:	6819      	ldreq	r1, [r3, #0]
 800cfb6:	685b      	ldreq	r3, [r3, #4]
 800cfb8:	1949      	addeq	r1, r1, r5
 800cfba:	6021      	streq	r1, [r4, #0]
 800cfbc:	e7ed      	b.n	800cf9a <_free_r+0x22>
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	685b      	ldr	r3, [r3, #4]
 800cfc2:	b10b      	cbz	r3, 800cfc8 <_free_r+0x50>
 800cfc4:	42a3      	cmp	r3, r4
 800cfc6:	d9fa      	bls.n	800cfbe <_free_r+0x46>
 800cfc8:	6811      	ldr	r1, [r2, #0]
 800cfca:	1855      	adds	r5, r2, r1
 800cfcc:	42a5      	cmp	r5, r4
 800cfce:	d10b      	bne.n	800cfe8 <_free_r+0x70>
 800cfd0:	6824      	ldr	r4, [r4, #0]
 800cfd2:	4421      	add	r1, r4
 800cfd4:	1854      	adds	r4, r2, r1
 800cfd6:	42a3      	cmp	r3, r4
 800cfd8:	6011      	str	r1, [r2, #0]
 800cfda:	d1e0      	bne.n	800cf9e <_free_r+0x26>
 800cfdc:	681c      	ldr	r4, [r3, #0]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	6053      	str	r3, [r2, #4]
 800cfe2:	4421      	add	r1, r4
 800cfe4:	6011      	str	r1, [r2, #0]
 800cfe6:	e7da      	b.n	800cf9e <_free_r+0x26>
 800cfe8:	d902      	bls.n	800cff0 <_free_r+0x78>
 800cfea:	230c      	movs	r3, #12
 800cfec:	6003      	str	r3, [r0, #0]
 800cfee:	e7d6      	b.n	800cf9e <_free_r+0x26>
 800cff0:	6825      	ldr	r5, [r4, #0]
 800cff2:	1961      	adds	r1, r4, r5
 800cff4:	428b      	cmp	r3, r1
 800cff6:	bf04      	itt	eq
 800cff8:	6819      	ldreq	r1, [r3, #0]
 800cffa:	685b      	ldreq	r3, [r3, #4]
 800cffc:	6063      	str	r3, [r4, #4]
 800cffe:	bf04      	itt	eq
 800d000:	1949      	addeq	r1, r1, r5
 800d002:	6021      	streq	r1, [r4, #0]
 800d004:	6054      	str	r4, [r2, #4]
 800d006:	e7ca      	b.n	800cf9e <_free_r+0x26>
 800d008:	b003      	add	sp, #12
 800d00a:	bd30      	pop	{r4, r5, pc}
 800d00c:	20007200 	.word	0x20007200

0800d010 <sbrk_aligned>:
 800d010:	b570      	push	{r4, r5, r6, lr}
 800d012:	4e0e      	ldr	r6, [pc, #56]	; (800d04c <sbrk_aligned+0x3c>)
 800d014:	460c      	mov	r4, r1
 800d016:	6831      	ldr	r1, [r6, #0]
 800d018:	4605      	mov	r5, r0
 800d01a:	b911      	cbnz	r1, 800d022 <sbrk_aligned+0x12>
 800d01c:	f000 f88c 	bl	800d138 <_sbrk_r>
 800d020:	6030      	str	r0, [r6, #0]
 800d022:	4621      	mov	r1, r4
 800d024:	4628      	mov	r0, r5
 800d026:	f000 f887 	bl	800d138 <_sbrk_r>
 800d02a:	1c43      	adds	r3, r0, #1
 800d02c:	d00a      	beq.n	800d044 <sbrk_aligned+0x34>
 800d02e:	1cc4      	adds	r4, r0, #3
 800d030:	f024 0403 	bic.w	r4, r4, #3
 800d034:	42a0      	cmp	r0, r4
 800d036:	d007      	beq.n	800d048 <sbrk_aligned+0x38>
 800d038:	1a21      	subs	r1, r4, r0
 800d03a:	4628      	mov	r0, r5
 800d03c:	f000 f87c 	bl	800d138 <_sbrk_r>
 800d040:	3001      	adds	r0, #1
 800d042:	d101      	bne.n	800d048 <sbrk_aligned+0x38>
 800d044:	f04f 34ff 	mov.w	r4, #4294967295
 800d048:	4620      	mov	r0, r4
 800d04a:	bd70      	pop	{r4, r5, r6, pc}
 800d04c:	20007204 	.word	0x20007204

0800d050 <_malloc_r>:
 800d050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d054:	1ccd      	adds	r5, r1, #3
 800d056:	f025 0503 	bic.w	r5, r5, #3
 800d05a:	3508      	adds	r5, #8
 800d05c:	2d0c      	cmp	r5, #12
 800d05e:	bf38      	it	cc
 800d060:	250c      	movcc	r5, #12
 800d062:	2d00      	cmp	r5, #0
 800d064:	4607      	mov	r7, r0
 800d066:	db01      	blt.n	800d06c <_malloc_r+0x1c>
 800d068:	42a9      	cmp	r1, r5
 800d06a:	d905      	bls.n	800d078 <_malloc_r+0x28>
 800d06c:	230c      	movs	r3, #12
 800d06e:	603b      	str	r3, [r7, #0]
 800d070:	2600      	movs	r6, #0
 800d072:	4630      	mov	r0, r6
 800d074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d078:	4e2e      	ldr	r6, [pc, #184]	; (800d134 <_malloc_r+0xe4>)
 800d07a:	f000 f86d 	bl	800d158 <__malloc_lock>
 800d07e:	6833      	ldr	r3, [r6, #0]
 800d080:	461c      	mov	r4, r3
 800d082:	bb34      	cbnz	r4, 800d0d2 <_malloc_r+0x82>
 800d084:	4629      	mov	r1, r5
 800d086:	4638      	mov	r0, r7
 800d088:	f7ff ffc2 	bl	800d010 <sbrk_aligned>
 800d08c:	1c43      	adds	r3, r0, #1
 800d08e:	4604      	mov	r4, r0
 800d090:	d14d      	bne.n	800d12e <_malloc_r+0xde>
 800d092:	6834      	ldr	r4, [r6, #0]
 800d094:	4626      	mov	r6, r4
 800d096:	2e00      	cmp	r6, #0
 800d098:	d140      	bne.n	800d11c <_malloc_r+0xcc>
 800d09a:	6823      	ldr	r3, [r4, #0]
 800d09c:	4631      	mov	r1, r6
 800d09e:	4638      	mov	r0, r7
 800d0a0:	eb04 0803 	add.w	r8, r4, r3
 800d0a4:	f000 f848 	bl	800d138 <_sbrk_r>
 800d0a8:	4580      	cmp	r8, r0
 800d0aa:	d13a      	bne.n	800d122 <_malloc_r+0xd2>
 800d0ac:	6821      	ldr	r1, [r4, #0]
 800d0ae:	3503      	adds	r5, #3
 800d0b0:	1a6d      	subs	r5, r5, r1
 800d0b2:	f025 0503 	bic.w	r5, r5, #3
 800d0b6:	3508      	adds	r5, #8
 800d0b8:	2d0c      	cmp	r5, #12
 800d0ba:	bf38      	it	cc
 800d0bc:	250c      	movcc	r5, #12
 800d0be:	4629      	mov	r1, r5
 800d0c0:	4638      	mov	r0, r7
 800d0c2:	f7ff ffa5 	bl	800d010 <sbrk_aligned>
 800d0c6:	3001      	adds	r0, #1
 800d0c8:	d02b      	beq.n	800d122 <_malloc_r+0xd2>
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	442b      	add	r3, r5
 800d0ce:	6023      	str	r3, [r4, #0]
 800d0d0:	e00e      	b.n	800d0f0 <_malloc_r+0xa0>
 800d0d2:	6822      	ldr	r2, [r4, #0]
 800d0d4:	1b52      	subs	r2, r2, r5
 800d0d6:	d41e      	bmi.n	800d116 <_malloc_r+0xc6>
 800d0d8:	2a0b      	cmp	r2, #11
 800d0da:	d916      	bls.n	800d10a <_malloc_r+0xba>
 800d0dc:	1961      	adds	r1, r4, r5
 800d0de:	42a3      	cmp	r3, r4
 800d0e0:	6025      	str	r5, [r4, #0]
 800d0e2:	bf18      	it	ne
 800d0e4:	6059      	strne	r1, [r3, #4]
 800d0e6:	6863      	ldr	r3, [r4, #4]
 800d0e8:	bf08      	it	eq
 800d0ea:	6031      	streq	r1, [r6, #0]
 800d0ec:	5162      	str	r2, [r4, r5]
 800d0ee:	604b      	str	r3, [r1, #4]
 800d0f0:	4638      	mov	r0, r7
 800d0f2:	f104 060b 	add.w	r6, r4, #11
 800d0f6:	f000 f835 	bl	800d164 <__malloc_unlock>
 800d0fa:	f026 0607 	bic.w	r6, r6, #7
 800d0fe:	1d23      	adds	r3, r4, #4
 800d100:	1af2      	subs	r2, r6, r3
 800d102:	d0b6      	beq.n	800d072 <_malloc_r+0x22>
 800d104:	1b9b      	subs	r3, r3, r6
 800d106:	50a3      	str	r3, [r4, r2]
 800d108:	e7b3      	b.n	800d072 <_malloc_r+0x22>
 800d10a:	6862      	ldr	r2, [r4, #4]
 800d10c:	42a3      	cmp	r3, r4
 800d10e:	bf0c      	ite	eq
 800d110:	6032      	streq	r2, [r6, #0]
 800d112:	605a      	strne	r2, [r3, #4]
 800d114:	e7ec      	b.n	800d0f0 <_malloc_r+0xa0>
 800d116:	4623      	mov	r3, r4
 800d118:	6864      	ldr	r4, [r4, #4]
 800d11a:	e7b2      	b.n	800d082 <_malloc_r+0x32>
 800d11c:	4634      	mov	r4, r6
 800d11e:	6876      	ldr	r6, [r6, #4]
 800d120:	e7b9      	b.n	800d096 <_malloc_r+0x46>
 800d122:	230c      	movs	r3, #12
 800d124:	603b      	str	r3, [r7, #0]
 800d126:	4638      	mov	r0, r7
 800d128:	f000 f81c 	bl	800d164 <__malloc_unlock>
 800d12c:	e7a1      	b.n	800d072 <_malloc_r+0x22>
 800d12e:	6025      	str	r5, [r4, #0]
 800d130:	e7de      	b.n	800d0f0 <_malloc_r+0xa0>
 800d132:	bf00      	nop
 800d134:	20007200 	.word	0x20007200

0800d138 <_sbrk_r>:
 800d138:	b538      	push	{r3, r4, r5, lr}
 800d13a:	4d06      	ldr	r5, [pc, #24]	; (800d154 <_sbrk_r+0x1c>)
 800d13c:	2300      	movs	r3, #0
 800d13e:	4604      	mov	r4, r0
 800d140:	4608      	mov	r0, r1
 800d142:	602b      	str	r3, [r5, #0]
 800d144:	f7f4 ff72 	bl	800202c <_sbrk>
 800d148:	1c43      	adds	r3, r0, #1
 800d14a:	d102      	bne.n	800d152 <_sbrk_r+0x1a>
 800d14c:	682b      	ldr	r3, [r5, #0]
 800d14e:	b103      	cbz	r3, 800d152 <_sbrk_r+0x1a>
 800d150:	6023      	str	r3, [r4, #0]
 800d152:	bd38      	pop	{r3, r4, r5, pc}
 800d154:	20007208 	.word	0x20007208

0800d158 <__malloc_lock>:
 800d158:	4801      	ldr	r0, [pc, #4]	; (800d160 <__malloc_lock+0x8>)
 800d15a:	f000 b809 	b.w	800d170 <__retarget_lock_acquire_recursive>
 800d15e:	bf00      	nop
 800d160:	2000720c 	.word	0x2000720c

0800d164 <__malloc_unlock>:
 800d164:	4801      	ldr	r0, [pc, #4]	; (800d16c <__malloc_unlock+0x8>)
 800d166:	f000 b804 	b.w	800d172 <__retarget_lock_release_recursive>
 800d16a:	bf00      	nop
 800d16c:	2000720c 	.word	0x2000720c

0800d170 <__retarget_lock_acquire_recursive>:
 800d170:	4770      	bx	lr

0800d172 <__retarget_lock_release_recursive>:
 800d172:	4770      	bx	lr

0800d174 <_init>:
 800d174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d176:	bf00      	nop
 800d178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d17a:	bc08      	pop	{r3}
 800d17c:	469e      	mov	lr, r3
 800d17e:	4770      	bx	lr

0800d180 <_fini>:
 800d180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d182:	bf00      	nop
 800d184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d186:	bc08      	pop	{r3}
 800d188:	469e      	mov	lr, r3
 800d18a:	4770      	bx	lr
