

================================================================
== Vivado HLS Report for 'window_fn'
================================================================
* Date:           Sun Oct 17 00:24:33 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fe_vhls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min   |    max   |  min |  max |                     Type                    |
    +---------+---------+----------+----------+------+------+---------------------------------------------+
    |     1028|     1029| 4.112 us | 4.116 us |  1024|  1024| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- apply_win_fn  |     1028|     1028|         7|          2|          1|   512|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 4 5 6 7 8 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str170, i32 0, i32 0, [1 x i8]* @p_str171, [1 x i8]* @p_str172, [1 x i8]* @p_str173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str174, [1 x i8]* @p_str175)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str164, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str166, [1 x i8]* @p_str167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str168, [1 x i8]* @p_str169)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %indata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [1 x i8]* @p_str163)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %indata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str152, i32 0, i32 0, [1 x i8]* @p_str153, [1 x i8]* @p_str154, [1 x i8]* @p_str155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str156, [1 x i8]* @p_str157)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %rewind_header" [./window_fn.h:102]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %apply_win_fn ], [ true, %1 ]"   --->   Operation 14 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_017 = phi i10 [ 0, %0 ], [ %empty_7, %apply_win_fn ], [ 0, %1 ]" [./window_fn.h:102]   --->   Operation 15 'phi' 'i_0_017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %apply_win_fn"   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i10 %i_0_017 to i11" [./window_fn.h:102]   --->   Operation 17 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_0_017, i32 1, i32 9)" [./window_fn.h:105]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i9 %tmp_1 to i64" [./window_fn.h:105]   --->   Operation 19 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%coeff_tab1_0_addr = getelementptr [512 x i15]* @coeff_tab1_0, i64 0, i64 %zext_ln1116" [./window_fn.h:105]   --->   Operation 20 'getelementptr' 'coeff_tab1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2" [./window_fn.h:105]   --->   Operation 21 'load' 'coeff_tab1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 512> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%coeff_tab1_1_addr = getelementptr [512 x i15]* @coeff_tab1_1, i64 0, i64 %zext_ln1116" [./window_fn.h:105]   --->   Operation 22 'getelementptr' 'coeff_tab1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2" [./window_fn.h:105]   --->   Operation 23 'load' 'coeff_tab1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 512> <ROM>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln102 = add i11 2, %zext_ln102" [./window_fn.h:102]   --->   Operation 24 'add' 'add_ln102' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_7 = trunc i11 %add_ln102 to i10" [./window_fn.h:102]   --->   Operation 25 'trunc' 'empty_7' <Predicate = true> <Delay = 0.00>

State 3 <SV = 7> <Delay = 1.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %apply_win_fn" [./window_fn.h:102]   --->   Operation 26 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [./window_fn.h:102]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5)" [./window_fn.h:102]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./window_fn.h:104]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_0_V, i16 %trunc_ln)" [./window_fn.h:105]   --->   Operation 30 'write' <Predicate = true> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp)" [./window_fn.h:106]   --->   Operation 31 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %mul_ln1118_1, i32 15, i32 30)" [./window_fn.h:105]   --->   Operation 32 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_1_V, i16 %trunc_ln708_1)" [./window_fn.h:105]   --->   Operation 33 'write' <Predicate = true> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 34 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [./window_fn.h:107]   --->   Operation 35 'return' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2" [./window_fn.h:105]   --->   Operation 36 'load' 'coeff_tab1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 512> <ROM>
ST_4 : Operation 37 [1/1] (1.00ns)   --->   "%indata_0_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_0_V)" [./window_fn.h:105]   --->   Operation 37 'read' 'indata_0_V_read' <Predicate = true> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2" [./window_fn.h:105]   --->   Operation 38 'load' 'coeff_tab1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 512> <ROM>
ST_4 : Operation 39 [1/1] (1.00ns)   --->   "%indata_1_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_1_V)" [./window_fn.h:105]   --->   Operation 39 'read' 'indata_1_V_read' <Predicate = true> <Delay = 1.00> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_4 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln102 = icmp eq i11 %add_ln102, -1024" [./window_fn.h:102]   --->   Operation 40 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %1, label %rewind_header" [./window_fn.h:102]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %rewind_header" [./window_fn.h:107]   --->   Operation 42 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.89>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %coeff_tab1_0_load to i31" [./window_fn.h:105]   --->   Operation 43 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %indata_0_V_read to i31" [./window_fn.h:105]   --->   Operation 44 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118, %zext_ln1117" [./window_fn.h:105]   --->   Operation 45 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 4> <Delay = 3.89>
ST_6 : Operation 46 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118, %zext_ln1117" [./window_fn.h:105]   --->   Operation 46 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i15 %coeff_tab1_1_load to i31" [./window_fn.h:105]   --->   Operation 47 'zext' 'zext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %indata_1_V_read to i31" [./window_fn.h:105]   --->   Operation 48 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i31 %sext_ln1118_1, %zext_ln1117_1" [./window_fn.h:105]   --->   Operation 49 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 5> <Delay = 3.89>
ST_7 : Operation 50 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118, %zext_ln1117" [./window_fn.h:105]   --->   Operation 50 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 51 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i31 %sext_ln1118_1, %zext_ln1117_1" [./window_fn.h:105]   --->   Operation 51 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %mul_ln1118, i32 15, i32 30)" [./window_fn.h:105]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i31 %sext_ln1118_1, %zext_ln1117_1" [./window_fn.h:105]   --->   Operation 53 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [15]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_017', ./window_fn.h:102) with incoming values : ('empty_7', ./window_fn.h:102) [16]  (0 ns)
	'getelementptr' operation ('coeff_tab1_0_addr', ./window_fn.h:105) [27]  (0 ns)
	'load' operation ('coeff_tab1_0_load', ./window_fn.h:105) on array 'coeff_tab1_0' [28]  (3.25 ns)

 <State 3>: 1ns
The critical path consists of the following:
	fifo write on port 'outdata_0_V' (./window_fn.h:105) [34]  (1 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('coeff_tab1_0_load', ./window_fn.h:105) on array 'coeff_tab1_0' [28]  (3.25 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[32] ('mul_ln1118', ./window_fn.h:105) [32]  (3.89 ns)

 <State 6>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[32] ('mul_ln1118', ./window_fn.h:105) [32]  (3.89 ns)

 <State 7>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln1118_1', ./window_fn.h:105) [41]  (3.89 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
