#contributor : Aaron , generated by script from template provided by Xilinx
#name : S6_ICAP_SPARTAN6
#key:S6_ICAP_SPARTAN6
# --

ICAP_SPARTAN6 #(
   .DEVICE_ID(0'h2000093),     // Specifies the pre-programmed Device ID value
   .SIM_CFG_FILE_NAME("NONE")  // Specifies the Raw Bitstream (RBT) file to be parsed by the simulation
                               // model
)
ICAP_SPARTAN6_inst (
   .BUSY(BUSY),   // 1-bit output: Busy/Ready output
   .O(O),         // 16-bit output: Configuartion data output bus
   .CE(CE),       // 1-bit input: Active-Low ICAP Enable input
   .CLK(CLK),     // 1-bit input: Clock input
   .I(I),         // 16-bit input: Configuration data input bus
   .WRITE(WRITE)  // 1-bit input: Read/Write control input
);

