--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml PC.twx PC.ncd -o PC.twr PC.pcf

Design file:              PC.ncd
Physical constraint file: PC.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
break       |    8.978(R)|    1.161(R)|clk_BUFGP         |   0.000|
next_PC<0>  |    3.251(R)|    1.619(R)|clk_BUFGP         |   0.000|
next_PC<1>  |    3.305(R)|    0.337(R)|clk_BUFGP         |   0.000|
next_PC<2>  |    3.315(R)|    0.765(R)|clk_BUFGP         |   0.000|
next_PC<3>  |    3.240(R)|   -0.107(R)|clk_BUFGP         |   0.000|
next_PC<4>  |    3.244(R)|    0.167(R)|clk_BUFGP         |   0.000|
next_PC<5>  |    3.268(R)|    0.322(R)|clk_BUFGP         |   0.000|
next_PC<6>  |    3.240(R)|    0.074(R)|clk_BUFGP         |   0.000|
next_PC<7>  |    3.237(R)|    0.152(R)|clk_BUFGP         |   0.000|
next_PC<8>  |    3.303(R)|    0.788(R)|clk_BUFGP         |   0.000|
next_PC<9>  |    3.305(R)|    1.519(R)|clk_BUFGP         |   0.000|
next_PC<10> |    3.232(R)|    0.913(R)|clk_BUFGP         |   0.000|
next_PC<11> |    3.327(R)|    0.478(R)|clk_BUFGP         |   0.000|
next_PC<12> |    3.318(R)|    0.407(R)|clk_BUFGP         |   0.000|
next_PC<13> |    3.565(R)|    1.403(R)|clk_BUFGP         |   0.000|
next_PC<14> |    3.313(R)|    1.588(R)|clk_BUFGP         |   0.000|
next_PC<15> |    2.781(R)|    1.577(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
PC_EX<0>     |    7.944(R)|clk_BUFGP         |   0.000|
PC_EX<1>     |    7.649(R)|clk_BUFGP         |   0.000|
PC_EX<2>     |    7.600(R)|clk_BUFGP         |   0.000|
PC_EX<3>     |    9.476(R)|clk_BUFGP         |   0.000|
PC_EX<4>     |    9.149(R)|clk_BUFGP         |   0.000|
PC_EX<5>     |    7.983(R)|clk_BUFGP         |   0.000|
PC_EX<6>     |    7.958(R)|clk_BUFGP         |   0.000|
PC_EX<7>     |    8.636(R)|clk_BUFGP         |   0.000|
PC_EX<8>     |    8.190(R)|clk_BUFGP         |   0.000|
PC_EX<9>     |    8.301(R)|clk_BUFGP         |   0.000|
PC_EX<10>    |    9.377(R)|clk_BUFGP         |   0.000|
PC_EX<11>    |    7.856(R)|clk_BUFGP         |   0.000|
PC_EX<12>    |    7.887(R)|clk_BUFGP         |   0.000|
PC_EX<13>    |    6.257(R)|clk_BUFGP         |   0.000|
PC_EX<14>    |    6.265(R)|clk_BUFGP         |   0.000|
PC_EX<15>    |    6.247(R)|clk_BUFGP         |   0.000|
PC_IF<0>     |    6.349(R)|clk_BUFGP         |   0.000|
PC_IF<1>     |    6.257(R)|clk_BUFGP         |   0.000|
PC_IF<2>     |    6.246(R)|clk_BUFGP         |   0.000|
PC_IF<3>     |    6.253(R)|clk_BUFGP         |   0.000|
PC_IF<4>     |    6.274(R)|clk_BUFGP         |   0.000|
PC_IF<5>     |    6.265(R)|clk_BUFGP         |   0.000|
PC_IF<6>     |    6.245(R)|clk_BUFGP         |   0.000|
PC_IF<7>     |    6.244(R)|clk_BUFGP         |   0.000|
PC_IF<8>     |    6.232(R)|clk_BUFGP         |   0.000|
PC_IF<9>     |    6.269(R)|clk_BUFGP         |   0.000|
PC_IF<10>    |    6.292(R)|clk_BUFGP         |   0.000|
PC_IF<11>    |    6.245(R)|clk_BUFGP         |   0.000|
PC_IF<12>    |    6.236(R)|clk_BUFGP         |   0.000|
PC_IF<13>    |    6.323(R)|clk_BUFGP         |   0.000|
PC_IF<14>    |    6.269(R)|clk_BUFGP         |   0.000|
PC_IF<15>    |    6.253(R)|clk_BUFGP         |   0.000|
PC_to_add<0> |    7.393(R)|clk_BUFGP         |   0.000|
PC_to_add<1> |    9.277(R)|clk_BUFGP         |   0.000|
PC_to_add<2> |    9.776(R)|clk_BUFGP         |   0.000|
PC_to_add<3> |    8.504(R)|clk_BUFGP         |   0.000|
PC_to_add<4> |    7.939(R)|clk_BUFGP         |   0.000|
PC_to_add<5> |    8.290(R)|clk_BUFGP         |   0.000|
PC_to_add<6> |    7.691(R)|clk_BUFGP         |   0.000|
PC_to_add<7> |    8.666(R)|clk_BUFGP         |   0.000|
PC_to_add<8> |    9.389(R)|clk_BUFGP         |   0.000|
PC_to_add<9> |    9.049(R)|clk_BUFGP         |   0.000|
PC_to_add<10>|    6.351(R)|clk_BUFGP         |   0.000|
PC_to_add<11>|    6.355(R)|clk_BUFGP         |   0.000|
PC_to_add<12>|    6.278(R)|clk_BUFGP         |   0.000|
PC_to_add<13>|    6.345(R)|clk_BUFGP         |   0.000|
PC_to_add<14>|    6.285(R)|clk_BUFGP         |   0.000|
PC_to_add<15>|    6.283(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+


Analysis completed Tue Nov 15 20:34:39 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



