/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [11:0] _01_;
  reg [16:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [22:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire [19:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [27:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_9z[6:1] + celloutsig_1_5z[16:11];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 12'h000;
    else _01_ <= celloutsig_0_7z[11:0];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 17'h00000;
    else _02_ <= celloutsig_0_13z[20:4];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 8'h00;
    else _00_ <= { in_data[30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[48:45], celloutsig_0_0z, celloutsig_0_1z } & { in_data[84:81], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = { _00_[3:1], celloutsig_0_1z } & celloutsig_0_3z[3:0];
  assign celloutsig_0_11z = _01_[7:4] & celloutsig_0_3z[5:2];
  assign celloutsig_0_0z = in_data[89:84] >= in_data[7:2];
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_1z } >= { in_data[157:156], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[26:8], celloutsig_1_4z, celloutsig_1_4z } >= { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[169:165], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } >= celloutsig_1_5z[15:5];
  assign celloutsig_0_4z = { in_data[40:37], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, _00_ } >= { in_data[71:56], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z[12:9], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } >= { celloutsig_0_0z, _00_, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[101:98], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_5z[20:14] % { 1'h1, in_data[116:112], celloutsig_1_6z };
  assign celloutsig_0_8z = _00_[7:3] % { 1'h1, in_data[75:73], celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[87:81], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z } % { 1'h1, celloutsig_0_11z[0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_3z[4:3], celloutsig_0_20z } % { 1'h1, _02_[13:12] };
  assign celloutsig_1_15z = celloutsig_1_9z % { 1'h1, in_data[140:137], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_5z = in_data[47:45] % { 1'h1, celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_0_7z = { _00_[6:3], _00_, celloutsig_0_3z } % { 1'h1, in_data[15:10], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[5:1], in_data[0] };
  assign celloutsig_0_14z = celloutsig_0_13z[19:0] % { 1'h1, in_data[18:12], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_14z[16:5], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[147:141] % { 1'h1, in_data[159:154] };
  assign celloutsig_1_2z = { in_data[169:168], celloutsig_1_1z } % { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_0z[4:1] : { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_15z[2] ? { celloutsig_1_0z[6:2], celloutsig_1_4z } : { celloutsig_1_15z[4], celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_6z[1] ? { celloutsig_0_8z[3:2], celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0] } : { celloutsig_0_7z[16:13], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~((in_data[134] & in_data[116]) | celloutsig_1_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z[0] & celloutsig_1_8z) | celloutsig_1_0z[5]);
  assign celloutsig_1_16z = ~((celloutsig_1_10z[5] & in_data[160]) | celloutsig_1_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_9z[4] & celloutsig_1_16z) | celloutsig_1_12z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_16z = ~((celloutsig_0_11z[1] & _00_[2]) | celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_0z & celloutsig_0_13z[0]) | _00_[5]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] & in_data[172]) | in_data[117]);
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
