// Seed: 4155880306
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  assign id_10 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    inout wand id_5,
    input uwire id_6
    , id_13,
    input tri0 id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10,
    output supply0 id_11
);
  assign id_11 = id_10;
  reg id_14;
  always @(posedge 1 or 1) begin
    id_14 <= id_13;
    id_3 = 1'b0;
  end
  module_0(
      id_6, id_10, id_6, id_9, id_5, id_9, id_6, id_5, id_4, id_2, id_5, id_3
  );
endmodule
