Reading file: 
        /home/dominick/Documents/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab/1b_ADC/veriloga/veriloga.va
Reading file: 
        /cad/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading file: 
        /cad/cds03/cadence/2015-16/RHELx86/MMSIM_14.10.765/tools.lnx86/spectre/etc/ahdl/disciplines.vams
