# Ethernet-packet-Loopback-design-verification
Ethernet packet loopback design verification using SystemVerilog


Developed a TB for verification of Ethernet packet loopback design. The TB generated different types of packets for verification. Developed a TB architecture comprising of reference design, checker and monitor components.

Functional coverage and code coverage were used as closing criteria. 
