TimeQuest Timing Analyzer report for ClockWork
Thu Jun 04 18:49:23 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|day_carry'
 14. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|hour_carry'
 15. Slow 1200mV 85C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 16. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|mon_carry'
 17. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|min_carry'
 18. Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|year_carry'
 19. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 21. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|min_carry'
 22. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|day_carry'
 23. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|year_carry'
 24. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|mon_carry'
 25. Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|hour_carry'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'
 35. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'
 36. Slow 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 37. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'
 38. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'
 39. Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'
 40. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 42. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'
 43. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'
 44. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'
 45. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'
 46. Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'
 55. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'
 56. Fast 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'
 57. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'
 58. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'
 59. Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'
 60. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'
 62. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'
 63. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'
 64. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'
 65. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'
 66. Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; ClockWork                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processors 3-4         ;   1.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; clkGen_verilog:inst10|clk_enable                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clkGen_verilog:inst10|clk_enable }                  ;
; CLOCK_50                                          ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] } ;
; timeAndDateClock:inst|day_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|day_carry }                   ;
; timeAndDateClock:inst|hour_carry                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|hour_carry }                  ;
; timeAndDateClock:inst|min_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|min_carry }                   ;
; timeAndDateClock:inst|mon_carry                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|mon_carry }                   ;
; timeAndDateClock:inst|year_carry                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { timeAndDateClock:inst|year_carry }                  ;
+---------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 165.21 MHz ; 165.21 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 178.48 MHz ; 178.48 MHz      ; timeAndDateClock:inst|day_carry                   ;      ;
; 381.1 MHz  ; 381.1 MHz       ; timeAndDateClock:inst|hour_carry                  ;      ;
; 418.76 MHz ; 418.76 MHz      ; timeAndDateClock:inst|mon_carry                   ;      ;
; 445.04 MHz ; 445.04 MHz      ; clkGen_verilog:inst10|clk_enable                  ;      ;
; 490.68 MHz ; 490.68 MHz      ; timeAndDateClock:inst|min_carry                   ;      ;
; 499.75 MHz ; 499.75 MHz      ; timeAndDateClock:inst|year_carry                  ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -5.086 ; -217.508      ;
; timeAndDateClock:inst|day_carry                   ; -4.603 ; -32.420       ;
; timeAndDateClock:inst|hour_carry                  ; -1.624 ; -8.484        ;
; clkGen_verilog:inst10|clk_enable                  ; -1.443 ; -39.557       ;
; timeAndDateClock:inst|mon_carry                   ; -1.388 ; -7.008        ;
; timeAndDateClock:inst|min_carry                   ; -1.038 ; -6.458        ;
; timeAndDateClock:inst|year_carry                  ; -1.001 ; -6.369        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.342 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.343 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.630 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.683 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.792 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.793 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.835  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.742 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.086 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.832      ;
; -4.945 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.558     ; 3.332      ;
; -4.916 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.625      ;
; -4.915 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.624      ;
; -4.864 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.563     ; 3.246      ;
; -4.859 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.601      ;
; -4.822 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.557     ; 3.210      ;
; -4.776 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.514      ;
; -4.764 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.563     ; 3.146      ;
; -4.734 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.443      ;
; -4.730 ; timeAndDateClock:inst|timeAndDate_Out[4]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.203     ; 3.472      ;
; -4.690 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.563     ; 3.072      ;
; -4.683 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.548     ; 3.080      ;
; -4.678 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.416      ;
; -4.656 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.373      ;
; -4.650 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.396      ;
; -4.589 ; timeAndDateClock:inst|mon_count[2]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.711     ; 2.823      ;
; -4.587 ; timeAndDateClock:inst|timeAndDate_Out[8]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.333      ;
; -4.569 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.287      ;
; -4.569 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.307      ;
; -4.569 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.287      ;
; -4.568 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.286      ;
; -4.565 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.283      ;
; -4.565 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.283      ;
; -4.565 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.274      ;
; -4.564 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 3.282      ;
; -4.555 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|data_Out[3]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.220     ; 3.280      ;
; -4.555 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.302      ;
; -4.530 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.247      ;
; -4.530 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.247      ;
; -4.529 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.246      ;
; -4.526 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.243      ;
; -4.526 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.243      ;
; -4.525 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.242      ;
; -4.499 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.572      ;
; -4.499 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.572      ;
; -4.498 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.571      ;
; -4.495 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.568      ;
; -4.495 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.568      ;
; -4.494 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.567      ;
; -4.493 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.202      ;
; -4.485 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.562     ; 2.868      ;
; -4.470 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.179      ;
; -4.469 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.178      ;
; -4.464 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.181      ;
; -4.461 ; timeAndDateClock:inst|timeAndDate_Out[1]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.199      ;
; -4.461 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.178      ;
; -4.443 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.160      ;
; -4.443 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.160      ;
; -4.442 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.193     ; 3.194      ;
; -4.442 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.159      ;
; -4.441 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.713     ; 2.673      ;
; -4.439 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.156      ;
; -4.439 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.156      ;
; -4.439 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.198     ; 3.186      ;
; -4.438 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.155      ;
; -4.436 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.153      ;
; -4.435 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.228     ; 3.152      ;
; -4.433 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.179      ;
; -4.432 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.185     ; 3.192      ;
; -4.427 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.549     ; 2.823      ;
; -4.417 ; timeAndDateClock:inst|mon_count[0]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.713     ; 2.649      ;
; -4.412 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.158      ;
; -4.398 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.107      ;
; -4.397 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.106      ;
; -4.388 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.548     ; 2.785      ;
; -4.363 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.868     ; 3.440      ;
; -4.362 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.868     ; 3.439      ;
; -4.362 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.071      ;
; -4.361 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.070      ;
; -4.353 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.839     ; 3.459      ;
; -4.350 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.423      ;
; -4.350 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.423      ;
; -4.349 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.549     ; 2.745      ;
; -4.349 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.422      ;
; -4.348 ; timeAndDateClock:inst|timeAndDate_Out[3]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.207     ; 3.086      ;
; -4.346 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.419      ;
; -4.346 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.419      ;
; -4.345 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.418      ;
; -4.344 ; timeAndDateClock:inst|timeAndDate_Out[9]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.199     ; 3.090      ;
; -4.341 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.184     ; 3.102      ;
; -4.323 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.246     ; 3.022      ;
; -4.322 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.246     ; 3.021      ;
; -4.321 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 3.030      ;
; -4.308 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.389      ;
; -4.308 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.389      ;
; -4.307 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.388      ;
; -4.304 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.385      ;
; -4.304 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.385      ;
; -4.303 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.864     ; 3.384      ;
; -4.302 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.246     ; 3.001      ;
; -4.299 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.246     ; 2.998      ;
; -4.287 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.839     ; 3.393      ;
; -4.279 ; timeAndDateClock:inst|timeAndDate_Out[38]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.237     ; 2.987      ;
; -4.266 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|date[0]              ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.557     ; 2.654      ;
; -4.252 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 2.970      ;
; -4.252 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 2.970      ;
; -4.251 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 2.969      ;
; -4.248 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 2.966      ;
; -4.248 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.227     ; 2.966      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -4.603 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.535      ;
; -4.574 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.052     ; 5.517      ;
; -4.518 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.450      ;
; -4.506 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.073     ; 5.428      ;
; -4.505 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 5.442      ;
; -4.489 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.052     ; 5.432      ;
; -4.477 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 5.410      ;
; -4.476 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.047     ; 5.424      ;
; -4.456 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.388      ;
; -4.446 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.378      ;
; -4.427 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.052     ; 5.370      ;
; -4.414 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.052     ; 5.357      ;
; -4.369 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.301      ;
; -4.340 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.052     ; 5.283      ;
; -4.258 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.190      ;
; -4.173 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.105      ;
; -4.161 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.073     ; 5.083      ;
; -4.160 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 5.097      ;
; -4.111 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.043      ;
; -4.101 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 5.033      ;
; -4.024 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.956      ;
; -3.902 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.834      ;
; -3.900 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.832      ;
; -3.876 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.808      ;
; -3.874 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.806      ;
; -3.873 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.073     ; 4.795      ;
; -3.871 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.073     ; 4.793      ;
; -3.828 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.760      ;
; -3.828 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.760      ;
; -3.826 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.758      ;
; -3.823 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 4.760      ;
; -3.821 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 4.758      ;
; -3.815 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.747      ;
; -3.813 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.745      ;
; -3.336 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.268      ;
; -3.333 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.073     ; 4.255      ;
; -3.310 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.242      ;
; -3.283 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.058     ; 4.220      ;
; -3.275 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.207      ;
; -3.236 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.168      ;
; -3.236 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.063     ; 4.168      ;
; -2.203 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.632      ;
; -2.118 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.547      ;
; -2.106 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.504      ; 5.525      ;
; -2.105 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.519      ; 5.539      ;
; -2.056 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.485      ;
; -2.043 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.472      ;
; -2.001 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.430      ;
; -1.969 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.398      ;
; -1.916 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.345      ;
; -1.904 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.504      ; 5.323      ;
; -1.903 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.519      ; 5.337      ;
; -1.854 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.283      ;
; -1.841 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.270      ;
; -1.767 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.514      ; 5.196      ;
; -0.544 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.477      ;
; -0.527 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.460      ;
; -0.402 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.335      ;
; -0.239 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.172      ;
; -0.234 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.167      ;
; -0.163 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.096      ;
; -0.099 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.032      ;
; -0.095 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.062     ; 1.028      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.624 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.557      ;
; -1.515 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.448      ;
; -1.423 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.355      ;
; -1.375 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.307      ;
; -1.350 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.283      ;
; -1.331 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.264      ;
; -1.329 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.262      ;
; -1.295 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.228      ;
; -1.290 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.223      ;
; -1.277 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.210      ;
; -1.274 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.207      ;
; -1.269 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.202      ;
; -1.231 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.163      ;
; -1.222 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.155      ;
; -1.220 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.153      ;
; -1.163 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.096      ;
; -1.144 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.076      ;
; -1.142 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 2.075      ;
; -1.119 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.051      ;
; -1.109 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.041      ;
; -1.082 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.014      ;
; -1.080 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.012      ;
; -1.070 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 2.002      ;
; -1.059 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.991      ;
; -1.057 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.989      ;
; -1.055 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 1.988      ;
; -1.054 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 1.987      ;
; -1.051 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 1.984      ;
; -1.046 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 1.979      ;
; -1.036 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.968      ;
; -0.918 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.850      ;
; -0.891 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.823      ;
; -0.856 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.788      ;
; -0.854 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.786      ;
; -0.664 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.596      ;
; -0.631 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.063     ; 1.563      ;
; -0.452 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.062     ; 1.385      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.443 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.969     ; 1.469      ;
; -1.336 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.278     ; 1.053      ;
; -1.332 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.142     ; 1.185      ;
; -1.247 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.495      ;
; -1.247 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.495      ;
; -1.208 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.142     ; 1.061      ;
; -1.163 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.127     ; 1.031      ;
; -1.161 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.621     ; 1.535      ;
; -1.156 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.127     ; 1.024      ;
; -1.140 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 2.071      ;
; -1.134 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.398     ; 1.731      ;
; -1.127 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.918     ; 1.204      ;
; -1.118 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.366      ;
; -1.118 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.366      ;
; -1.042 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.973      ;
; -1.029 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.398     ; 1.626      ;
; -1.026 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.142     ; 0.879      ;
; -1.020 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.142     ; 0.873      ;
; -1.011 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.257      ; 2.263      ;
; -1.011 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.278     ; 0.728      ;
; -1.008 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.939      ;
; -0.998 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.278     ; 0.715      ;
; -0.990 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.278     ; 0.707      ;
; -0.979 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.918     ; 1.056      ;
; -0.958 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.206      ;
; -0.958 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.206      ;
; -0.948 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.081     ; 1.862      ;
; -0.910 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.841      ;
; -0.896 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.144      ;
; -0.896 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.253      ; 2.144      ;
; -0.879 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.257      ; 2.131      ;
; -0.871 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.779     ; 1.087      ;
; -0.860 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.779     ; 1.076      ;
; -0.857 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.077     ; 1.775      ;
; -0.844 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.779     ; 1.060      ;
; -0.840 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.127     ; 0.708      ;
; -0.802 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.618     ; 1.179      ;
; -0.795 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.726      ;
; -0.785 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.716      ;
; -0.774 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.918     ; 0.851      ;
; -0.710 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.257      ; 1.962      ;
; -0.707 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.638      ;
; -0.697 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.628      ;
; -0.688 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.627     ; 1.056      ;
; -0.678 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.648     ; 1.025      ;
; -0.675 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.627     ; 1.043      ;
; -0.671 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.627     ; 1.039      ;
; -0.669 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.648     ; 1.016      ;
; -0.666 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.257      ; 1.918      ;
; -0.652 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.618     ; 1.029      ;
; -0.649 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.648     ; 0.996      ;
; -0.639 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.592     ; 1.042      ;
; -0.632 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.918     ; 0.709      ;
; -0.630 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.394     ; 1.231      ;
; -0.627 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.398     ; 1.224      ;
; -0.542 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.473      ;
; -0.542 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.627     ; 0.910      ;
; -0.541 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.394     ; 1.142      ;
; -0.534 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.780     ; 0.749      ;
; -0.530 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.780     ; 0.745      ;
; -0.512 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.780     ; 0.727      ;
; -0.488 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.627     ; 0.856      ;
; -0.487 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.418      ;
; -0.484 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.415      ;
; -0.478 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.618     ; 0.855      ;
; -0.436 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.077     ; 1.354      ;
; -0.433 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.364      ;
; -0.424 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.355      ;
; -0.345 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.073     ; 1.267      ;
; -0.243 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.174      ;
; -0.240 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.171      ;
; -0.221 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.073     ; 1.143      ;
; -0.110 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.398     ; 0.707      ;
; -0.069 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.000      ;
; -0.043 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 0.974      ;
; 0.079  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 0.852      ;
; 0.202  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 0.729      ;
; 0.259  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.077     ; 0.659      ;
; 0.259  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.077     ; 0.659      ;
; 0.272  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 0.659      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.388 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.061     ; 2.322      ;
; -1.386 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.318      ;
; -1.345 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.277      ;
; -1.322 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.254      ;
; -1.291 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.223      ;
; -1.289 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.065     ; 2.219      ;
; -1.214 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.061     ; 2.148      ;
; -1.209 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.141      ;
; -1.194 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.061     ; 2.128      ;
; -1.194 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.062     ; 2.127      ;
; -1.174 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 2.106      ;
; -1.157 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.065     ; 2.087      ;
; -1.064 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.065     ; 1.994      ;
; -1.053 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.985      ;
; -1.031 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.065     ; 1.961      ;
; -1.005 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.937      ;
; -0.963 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.064     ; 1.894      ;
; -0.954 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.886      ;
; -0.933 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.865      ;
; -0.923 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.855      ;
; -0.913 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.064     ; 1.844      ;
; -0.887 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.064     ; 1.818      ;
; -0.864 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.064     ; 1.795      ;
; -0.841 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.773      ;
; -0.623 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.555      ;
; -0.565 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.063     ; 1.497      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.038 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.972      ;
; -0.996 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.392     ; 1.599      ;
; -0.963 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.058     ; 1.900      ;
; -0.931 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.392     ; 1.534      ;
; -0.909 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.392     ; 1.512      ;
; -0.880 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.814      ;
; -0.875 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.809      ;
; -0.874 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.128      ;
; -0.874 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.128      ;
; -0.874 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.128      ;
; -0.836 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.058     ; 1.773      ;
; -0.751 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.685      ;
; -0.746 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.680      ;
; -0.746 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.000      ;
; -0.746 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.000      ;
; -0.746 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 2.000      ;
; -0.744 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.058     ; 1.681      ;
; -0.737 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.058     ; 1.674      ;
; -0.708 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.628      ;
; -0.702 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.636      ;
; -0.654 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.908      ;
; -0.654 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.908      ;
; -0.654 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.908      ;
; -0.647 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.901      ;
; -0.647 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.901      ;
; -0.647 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.259      ; 1.901      ;
; -0.625 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.559      ;
; -0.578 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.512      ;
; -0.555 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.489      ;
; -0.551 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.471      ;
; -0.544 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.464      ;
; -0.511 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.445      ;
; -0.492 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.412      ;
; -0.424 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.344      ;
; -0.397 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 1.317      ;
; -0.390 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.324      ;
; -0.349 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.061     ; 1.283      ;
; -0.076 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.075     ; 0.996      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.001 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.934      ;
; -0.905 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.823      ;
; -0.846 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.779      ;
; -0.846 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.764      ;
; -0.842 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.775      ;
; -0.839 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 2.118      ;
; -0.826 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.744      ;
; -0.825 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 2.104      ;
; -0.825 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 2.104      ;
; -0.825 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 2.104      ;
; -0.787 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.705      ;
; -0.770 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.703      ;
; -0.765 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.698      ;
; -0.752 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.670      ;
; -0.721 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.654      ;
; -0.718 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.651      ;
; -0.710 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.643      ;
; -0.684 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.963      ;
; -0.681 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.599      ;
; -0.679 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.958      ;
; -0.679 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.958      ;
; -0.679 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.958      ;
; -0.661 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.579      ;
; -0.634 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.552      ;
; -0.610 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.889      ;
; -0.610 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.889      ;
; -0.610 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.889      ;
; -0.610 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.889      ;
; -0.606 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.524      ;
; -0.575 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.854      ;
; -0.575 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.854      ;
; -0.575 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.854      ;
; -0.575 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.284      ; 1.854      ;
; -0.574 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.492      ;
; -0.574 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.507      ;
; -0.542 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.460      ;
; -0.522 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.440      ;
; -0.510 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.428      ;
; -0.490 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.408      ;
; -0.488 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.406      ;
; -0.456 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.077     ; 1.374      ;
; -0.431 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.364      ;
; -0.428 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.361      ;
; -0.221 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.062     ; 1.154      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.342 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.348 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.916      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.383 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.388 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.395 ; lcddriver:inst2|lcd_states.mode1                                                                                                                ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.397 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.400 ; lcddriver:inst2|lcd_states.set1                                                                                                                 ; lcddriver:inst2|lcd_states.onoff0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; lcddriver:inst2|lcd_states.wrad1                                                                                                                ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.408 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.414 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.416 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.432 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|weekday_R[0]                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.495 ; lcddriver:inst2|lcd_states.hold                                                                                                                 ; lcddriver:inst2|lcd_states.set0                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.503 ; lcddriver:inst2|lcd_states.mode0                                                                                                                ; lcddriver:inst2|lcd_states.mode1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.508 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.741      ;
; 0.509 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.742      ;
; 0.510 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.743      ;
; 0.512 ; LCDsteuerung:inst1|update_Ready_R                                                                                                               ; LCDsteuerung:inst1|data_Valid_out                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.732      ;
; 0.512 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.731      ;
; 0.516 ; lcddriver:inst2|lcd_states.onoff1                                                                                                               ; lcddriver:inst2|lcd_states.clear0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.524 ; lcddriver:inst2|lcd_states.clear0                                                                                                               ; lcddriver:inst2|lcd_states.clear1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.532 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.534 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.544 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.551 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.556 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.127      ;
; 0.559 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.784      ;
; 0.565 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.784      ;
; 0.568 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; lcddriver:inst2|clk_count[22]                                                                                                                   ; lcddriver:inst2|clk_count[22]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; lcddriver:inst2|clk_count[16]                                                                                                                   ; lcddriver:inst2|clk_count[16]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lcddriver:inst2|clk_count[25]                                                                                                                   ; lcddriver:inst2|clk_count[25]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lcddriver:inst2|clk_count[23]                                                                                                                   ; lcddriver:inst2|clk_count[23]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.343 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.077      ; 0.577      ;
; 0.346 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.077      ; 0.580      ;
; 0.356 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.577      ;
; 0.406 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.627      ;
; 0.491 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.712      ;
; 0.587 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.808      ;
; 0.656 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 0.877      ;
; 0.712 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.257     ; 0.612      ;
; 0.795 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.081      ; 1.033      ;
; 0.796 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.017      ;
; 0.826 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.047      ;
; 0.874 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.095      ;
; 0.896 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.117      ;
; 0.898 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.119      ;
; 0.904 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.081      ; 1.142      ;
; 0.932 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.077      ; 1.166      ;
; 0.946 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.366     ; 0.757      ;
; 0.981 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 0.757      ;
; 1.001 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.547     ; 0.631      ;
; 1.005 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.547     ; 0.635      ;
; 1.013 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.234      ;
; 1.016 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 0.792      ;
; 1.016 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.547     ; 0.646      ;
; 1.021 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.242      ;
; 1.030 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.251      ;
; 1.049 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.270      ;
; 1.084 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.340     ; 0.921      ;
; 1.089 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.653     ; 0.613      ;
; 1.093 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.366     ; 0.904      ;
; 1.127 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.397     ; 0.907      ;
; 1.133 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.253     ; 1.037      ;
; 1.145 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 0.921      ;
; 1.145 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.397     ; 0.925      ;
; 1.148 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 0.924      ;
; 1.148 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.397     ; 0.928      ;
; 1.150 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.401     ; 0.926      ;
; 1.212 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.257     ; 1.112      ;
; 1.214 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.435      ;
; 1.230 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.653     ; 0.754      ;
; 1.240 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.253     ; 1.144      ;
; 1.242 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.366     ; 1.053      ;
; 1.289 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.853     ; 0.613      ;
; 1.292 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.077      ; 1.526      ;
; 1.300 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.521      ;
; 1.305 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.548     ; 0.934      ;
; 1.312 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.548     ; 0.941      ;
; 1.322 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.398      ; 1.877      ;
; 1.324 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.548     ; 0.953      ;
; 1.368 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.589      ;
; 1.380 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.398      ; 1.935      ;
; 1.401 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.073      ; 1.631      ;
; 1.401 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.622      ;
; 1.408 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.653     ; 0.932      ;
; 1.430 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.998     ; 0.609      ;
; 1.433 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.998     ; 0.612      ;
; 1.444 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.998     ; 0.623      ;
; 1.488 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.897     ; 0.768      ;
; 1.490 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.897     ; 0.770      ;
; 1.514 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.653     ; 1.038      ;
; 1.521 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.742      ;
; 1.539 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.257     ; 1.439      ;
; 1.540 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.398      ; 2.095      ;
; 1.561 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.112      ;
; 1.561 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.112      ;
; 1.569 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.368     ; 1.378      ;
; 1.580 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.853     ; 0.904      ;
; 1.587 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.853     ; 0.911      ;
; 1.602 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.153      ;
; 1.602 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.153      ;
; 1.629 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.257     ; 1.529      ;
; 1.636 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.857      ;
; 1.652 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.897     ; 0.932      ;
; 1.658 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.398      ; 2.213      ;
; 1.745 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.998     ; 0.924      ;
; 1.750 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.897     ; 1.030      ;
; 1.762 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.313      ;
; 1.762 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.313      ;
; 1.874 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.730     ; 1.321      ;
; 1.897 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.448      ;
; 1.897 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.394      ; 2.448      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.630 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 0.862      ;
; 0.917 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.135      ;
; 0.928 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.160      ;
; 0.950 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.168      ;
; 0.979 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.211      ;
; 1.005 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.237      ;
; 1.009 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.241      ;
; 1.022 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.240      ;
; 1.031 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.263      ;
; 1.045 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.263      ;
; 1.105 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.323      ;
; 1.127 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.345      ;
; 1.150 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.368      ;
; 1.164 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.382      ;
; 1.227 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.075      ; 1.459      ;
; 1.228 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.446      ;
; 1.244 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.462      ;
; 1.286 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.065      ; 1.508      ;
; 1.293 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.065      ; 1.515      ;
; 1.304 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.856      ;
; 1.304 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.856      ;
; 1.304 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.856      ;
; 1.311 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.863      ;
; 1.311 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.863      ;
; 1.311 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.863      ;
; 1.403 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.621      ;
; 1.408 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.065      ; 1.630      ;
; 1.422 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.974      ;
; 1.422 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.974      ;
; 1.422 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 1.974      ;
; 1.493 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.255     ; 1.395      ;
; 1.503 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.255     ; 1.405      ;
; 1.513 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.065      ; 1.735      ;
; 1.523 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 2.075      ;
; 1.523 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 2.075      ;
; 1.523 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.395      ; 2.075      ;
; 1.550 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.255     ; 1.452      ;
; 1.574 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.061      ; 1.792      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.683 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.902      ;
; 0.685 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.904      ;
; 0.732 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 0.951      ;
; 0.786 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.005      ;
; 0.790 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.009      ;
; 0.977 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.196      ;
; 1.005 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.224      ;
; 1.044 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.263      ;
; 1.085 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.062      ; 1.304      ;
; 1.280 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 1.500      ;
; 1.445 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 1.665      ;
; 1.450 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 1.670      ;
; 1.561 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.841      ;
; 1.607 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.042      ; 4.876      ;
; 1.628 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.058      ; 4.913      ;
; 1.649 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.929      ;
; 1.663 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.943      ;
; 1.684 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.964      ;
; 1.685 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.965      ;
; 1.696 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 4.976      ;
; 1.699 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 1.919      ;
; 1.730 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.042      ; 4.999      ;
; 1.751 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.058      ; 5.036      ;
; 1.772 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 5.052      ;
; 1.786 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 5.066      ;
; 1.799 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.019      ;
; 1.808 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 5.088      ;
; 1.819 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 3.053      ; 5.099      ;
; 1.848 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.068      ;
; 2.256 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.476      ;
; 2.281 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.073      ; 2.511      ;
; 2.362 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.582      ;
; 2.550 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.770      ;
; 2.574 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.794      ;
; 2.597 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.817      ;
; 2.662 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.882      ;
; 2.726 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.946      ;
; 2.745 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 2.965      ;
; 2.878 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.073      ; 3.108      ;
; 2.948 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.168      ;
; 2.979 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.073      ; 3.209      ;
; 3.031 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.251      ;
; 3.055 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.275      ;
; 3.077 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.052      ; 3.286      ;
; 3.101 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.052      ; 3.310      ;
; 3.160 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.380      ;
; 3.188 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.068      ; 3.413      ;
; 3.206 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.052      ; 3.415      ;
; 3.259 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.073      ; 3.489      ;
; 3.260 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.068      ; 3.485      ;
; 3.278 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.052      ; 3.487      ;
; 3.289 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.509      ;
; 3.295 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.515      ;
; 3.317 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.537      ;
; 3.346 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.068      ; 3.571      ;
; 3.421 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.052      ; 3.630      ;
; 3.508 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.068      ; 3.733      ;
; 3.543 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.763      ;
; 3.565 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.785      ;
; 3.619 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.839      ;
; 3.647 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.073      ; 3.877      ;
; 3.673 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.068      ; 3.898      ;
; 3.713 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.063      ; 3.933      ;
; 4.667 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.078      ; 4.902      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.792 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.011      ;
; 0.845 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.079      ;
; 0.865 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.445      ;
; 0.879 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.113      ;
; 0.895 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.475      ;
; 0.903 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.122      ;
; 0.907 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.141      ;
; 0.910 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.490      ;
; 0.914 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.148      ;
; 0.931 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.165      ;
; 0.941 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.521      ;
; 0.971 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.551      ;
; 0.986 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.220      ;
; 0.988 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.568      ;
; 1.002 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.582      ;
; 1.018 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.252      ;
; 1.026 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.245      ;
; 1.032 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.612      ;
; 1.034 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.614      ;
; 1.035 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.254      ;
; 1.049 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.629      ;
; 1.057 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.291      ;
; 1.062 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.296      ;
; 1.089 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.323      ;
; 1.112 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.692      ;
; 1.113 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.347      ;
; 1.121 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.355      ;
; 1.141 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.360      ;
; 1.154 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.734      ;
; 1.164 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.383      ;
; 1.173 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.753      ;
; 1.176 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.410      ;
; 1.184 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.764      ;
; 1.199 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.779      ;
; 1.219 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.438      ;
; 1.222 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.441      ;
; 1.243 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.462      ;
; 1.279 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.498      ;
; 1.295 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.514      ;
; 1.309 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.543      ;
; 1.313 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.062      ; 1.532      ;
; 1.323 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.423      ; 1.903      ;
; 1.336 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.570      ;
; 1.388 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.077      ; 1.622      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.793 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.013      ;
; 1.038 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.258      ;
; 1.083 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.303      ;
; 1.160 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.380      ;
; 1.335 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.065      ; 1.557      ;
; 1.359 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.579      ;
; 1.367 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.587      ;
; 1.374 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.594      ;
; 1.402 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.620      ;
; 1.408 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.628      ;
; 1.414 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.632      ;
; 1.449 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.669      ;
; 1.460 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.678      ;
; 1.461 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.681      ;
; 1.464 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.682      ;
; 1.493 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.713      ;
; 1.502 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.720      ;
; 1.554 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.772      ;
; 1.566 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.784      ;
; 1.573 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.793      ;
; 1.639 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.061      ; 1.857      ;
; 1.717 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.937      ;
; 1.720 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.065      ; 1.942      ;
; 1.758 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 1.978      ;
; 1.816 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.065      ; 2.038      ;
; 1.827 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.063      ; 2.047      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.934 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.154      ;
; 0.962 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.181      ;
; 1.029 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.248      ;
; 1.087 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.307      ;
; 1.092 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.312      ;
; 1.119 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.338      ;
; 1.140 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.359      ;
; 1.155 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.374      ;
; 1.208 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.427      ;
; 1.208 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.427      ;
; 1.242 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.461      ;
; 1.254 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.474      ;
; 1.261 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.480      ;
; 1.274 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.494      ;
; 1.363 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.582      ;
; 1.379 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.599      ;
; 1.379 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.598      ;
; 1.385 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.604      ;
; 1.437 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.656      ;
; 1.526 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.745      ;
; 1.544 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.764      ;
; 1.545 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.765      ;
; 1.557 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.777      ;
; 1.558 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.778      ;
; 1.562 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.781      ;
; 1.589 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.809      ;
; 1.617 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.836      ;
; 1.650 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.870      ;
; 1.666 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.886      ;
; 1.670 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.889      ;
; 1.671 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.891      ;
; 1.746 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.966      ;
; 1.753 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 1.973      ;
; 1.770 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 1.989      ;
; 1.796 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.062      ; 2.015      ;
; 1.840 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 2.060      ;
; 1.841 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.063      ; 2.061      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 184.37 MHz ; 184.37 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 199.0 MHz  ; 199.0 MHz       ; timeAndDateClock:inst|day_carry                   ;                                                ;
; 424.45 MHz ; 424.45 MHz      ; timeAndDateClock:inst|hour_carry                  ;                                                ;
; 465.98 MHz ; 465.98 MHz      ; timeAndDateClock:inst|mon_carry                   ;                                                ;
; 485.91 MHz ; 485.91 MHz      ; clkGen_verilog:inst10|clk_enable                  ;                                                ;
; 543.18 MHz ; 500.0 MHz       ; timeAndDateClock:inst|min_carry                   ; limit due to minimum period restriction (tmin) ;
; 556.79 MHz ; 500.0 MHz       ; timeAndDateClock:inst|year_carry                  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -4.372 ; -183.967      ;
; timeAndDateClock:inst|day_carry                   ; -4.025 ; -28.188       ;
; timeAndDateClock:inst|hour_carry                  ; -1.356 ; -6.934        ;
; clkGen_verilog:inst10|clk_enable                  ; -1.230 ; -31.331       ;
; timeAndDateClock:inst|mon_carry                   ; -1.146 ; -5.680        ;
; timeAndDateClock:inst|min_carry                   ; -0.841 ; -5.031        ;
; timeAndDateClock:inst|year_carry                  ; -0.796 ; -4.907        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.299 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.571 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.616 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.710 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.717 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.845 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.818  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.743 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.372 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 3.422      ;
; -4.257 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.216     ; 2.986      ;
; -4.229 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 3.244      ;
; -4.228 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 3.243      ;
; -4.207 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.899     ; 3.253      ;
; -4.201 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.925      ;
; -4.143 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.185      ;
; -4.135 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.215     ; 2.865      ;
; -4.135 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.859      ;
; -4.096 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 3.111      ;
; -4.075 ; timeAndDateClock:inst|timeAndDate_Out[4]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.899     ; 3.121      ;
; -4.045 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.769      ;
; -4.042 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.084      ;
; -4.031 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 3.055      ;
; -4.020 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 3.070      ;
; -3.995 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.206     ; 2.734      ;
; -3.978 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|data_Out[3]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.915     ; 3.008      ;
; -3.972 ; timeAndDateClock:inst|mon_count[2]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.372     ; 2.545      ;
; -3.965 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.007      ;
; -3.943 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.958      ;
; -3.938 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.962      ;
; -3.938 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.962      ;
; -3.938 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.962      ;
; -3.935 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.959      ;
; -3.934 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.958      ;
; -3.933 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.957      ;
; -3.920 ; timeAndDateClock:inst|timeAndDate_Out[8]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 2.970      ;
; -3.893 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.894     ; 2.944      ;
; -3.893 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.917      ;
; -3.893 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.917      ;
; -3.893 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.917      ;
; -3.890 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.914      ;
; -3.889 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.913      ;
; -3.888 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.912      ;
; -3.879 ; timeAndDateClock:inst|timeAndDate_Out[1]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 2.921      ;
; -3.876 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.891      ;
; -3.876 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.900      ;
; -3.873 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.897      ;
; -3.871 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.213      ;
; -3.870 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.212      ;
; -3.869 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.211      ;
; -3.869 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.211      ;
; -3.868 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.210      ;
; -3.867 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.209      ;
; -3.840 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.855      ;
; -3.839 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.221     ; 2.563      ;
; -3.839 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.854      ;
; -3.832 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.856      ;
; -3.831 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.855      ;
; -3.820 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.880     ; 2.885      ;
; -3.816 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.894     ; 2.867      ;
; -3.813 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.837      ;
; -3.813 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.837      ;
; -3.813 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.837      ;
; -3.811 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.381      ;
; -3.810 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.834      ;
; -3.809 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.888     ; 2.866      ;
; -3.809 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.833      ;
; -3.808 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.832      ;
; -3.805 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.206     ; 2.544      ;
; -3.797 ; timeAndDateClock:inst|mon_count[0]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.367      ;
; -3.793 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 2.843      ;
; -3.790 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 2.840      ;
; -3.759 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.774      ;
; -3.758 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.773      ;
; -3.738 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.206     ; 2.477      ;
; -3.737 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 3.083      ;
; -3.736 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 3.082      ;
; -3.736 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.078      ;
; -3.736 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.078      ;
; -3.736 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.078      ;
; -3.734 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.206     ; 2.473      ;
; -3.733 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.075      ;
; -3.732 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.074      ;
; -3.731 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.073      ;
; -3.731 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.879     ; 2.797      ;
; -3.722 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.737      ;
; -3.721 ; timeAndDateClock:inst|timeAndDate_Out[9]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 2.771      ;
; -3.713 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.728      ;
; -3.712 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.930     ; 2.727      ;
; -3.709 ; timeAndDateClock:inst|timeAndDate_Out[3]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 2.751      ;
; -3.704 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 3.078      ;
; -3.703 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.053      ;
; -3.702 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.052      ;
; -3.701 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.051      ;
; -3.701 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.051      ;
; -3.700 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.050      ;
; -3.699 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.049      ;
; -3.689 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 2.695      ;
; -3.688 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 2.694      ;
; -3.680 ; timeAndDateClock:inst|timeAndDate_Out[38]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.931     ; 2.694      ;
; -3.674 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|date[0]              ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.215     ; 2.404      ;
; -3.673 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 2.679      ;
; -3.673 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 2.679      ;
; -3.652 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 3.026      ;
; -3.651 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayLow    ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.675      ;
; -3.643 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.667      ;
; -3.643 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.667      ;
; -3.643 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.667      ;
; -3.640 ; timeAndDateClock:inst|timeAndDate_Out[41]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.921     ; 2.664      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -4.025 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.965      ;
; -3.995 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.065     ; 4.925      ;
; -3.970 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.044     ; 4.921      ;
; -3.968 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.049     ; 4.914      ;
; -3.963 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.903      ;
; -3.930 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.054     ; 4.871      ;
; -3.929 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.044     ; 4.880      ;
; -3.912 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.038     ; 4.869      ;
; -3.911 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.851      ;
; -3.911 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.851      ;
; -3.879 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.044     ; 4.830      ;
; -3.869 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.044     ; 4.820      ;
; -3.840 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.780      ;
; -3.810 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.044     ; 4.761      ;
; -3.713 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.653      ;
; -3.683 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.065     ; 4.613      ;
; -3.656 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.049     ; 4.602      ;
; -3.651 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.591      ;
; -3.599 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.539      ;
; -3.599 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.539      ;
; -3.528 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.468      ;
; -3.395 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.335      ;
; -3.387 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.327      ;
; -3.377 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.065     ; 4.307      ;
; -3.369 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.065     ; 4.299      ;
; -3.350 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.049     ; 4.296      ;
; -3.345 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.285      ;
; -3.342 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.049     ; 4.288      ;
; -3.337 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.277      ;
; -3.293 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.233      ;
; -3.291 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.231      ;
; -3.291 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.231      ;
; -3.285 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.225      ;
; -3.283 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.223      ;
; -3.283 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 4.223      ;
; -2.903 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.065     ; 3.833      ;
; -2.878 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.818      ;
; -2.876 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.049     ; 3.822      ;
; -2.871 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.811      ;
; -2.819 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.759      ;
; -2.782 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.722      ;
; -2.782 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 3.722      ;
; -1.902 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 5.021      ;
; -1.863 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.194      ; 4.972      ;
; -1.861 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.980      ;
; -1.844 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.210      ; 4.969      ;
; -1.811 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.930      ;
; -1.801 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.920      ;
; -1.742 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.861      ;
; -1.732 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.851      ;
; -1.693 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.194      ; 4.802      ;
; -1.691 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.810      ;
; -1.674 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.210      ; 4.799      ;
; -1.641 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.760      ;
; -1.631 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.750      ;
; -1.572 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 2.204      ; 4.691      ;
; -0.374 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.314      ;
; -0.355 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.295      ;
; -0.260 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.200      ;
; -0.103 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.043      ;
; -0.098 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 1.038      ;
; -0.039 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.979      ;
; 0.015  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.925      ;
; 0.019  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.055     ; 0.921      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.356 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.297      ;
; -1.261 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.202      ;
; -1.154 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.095      ;
; -1.124 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.065      ;
; -1.107 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.048      ;
; -1.099 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.040      ;
; -1.097 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 2.038      ;
; -1.056 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.996      ;
; -1.047 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.987      ;
; -1.036 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.976      ;
; -1.028 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.969      ;
; -1.027 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.967      ;
; -1.004 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.945      ;
; -1.002 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.943      ;
; -0.982 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.922      ;
; -0.959 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.899      ;
; -0.947 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.888      ;
; -0.910 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.850      ;
; -0.886 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.826      ;
; -0.871 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.811      ;
; -0.867 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.808      ;
; -0.867 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.807      ;
; -0.865 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.806      ;
; -0.862 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.802      ;
; -0.848 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.789      ;
; -0.844 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.785      ;
; -0.842 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.783      ;
; -0.838 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.778      ;
; -0.833 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.773      ;
; -0.829 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.769      ;
; -0.720 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.660      ;
; -0.682 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.622      ;
; -0.653 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.594      ;
; -0.651 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.054     ; 1.592      ;
; -0.491 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.431      ;
; -0.457 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.397      ;
; -0.320 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.055     ; 1.260      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.230 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.893     ; 1.332      ;
; -1.124 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.176     ; 0.943      ;
; -1.105 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.042     ; 1.058      ;
; -1.058 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.279      ;
; -1.058 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.279      ;
; -0.998 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.042     ; 0.951      ;
; -0.973 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.581     ; 1.387      ;
; -0.955 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.025     ; 0.925      ;
; -0.949 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.025     ; 0.919      ;
; -0.932 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.852     ; 1.075      ;
; -0.925 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.146      ;
; -0.925 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.146      ;
; -0.897 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.353     ; 1.539      ;
; -0.897 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.837      ;
; -0.838 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.042     ; 0.791      ;
; -0.830 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.042     ; 0.783      ;
; -0.829 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.230      ; 2.054      ;
; -0.827 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.176     ; 0.646      ;
; -0.817 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.757      ;
; -0.817 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.176     ; 0.636      ;
; -0.812 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.353     ; 1.454      ;
; -0.808 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.176     ; 0.627      ;
; -0.805 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.852     ; 0.948      ;
; -0.797 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.737      ;
; -0.782 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.003      ;
; -0.782 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 2.003      ;
; -0.736 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.072     ; 1.659      ;
; -0.717 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.657      ;
; -0.706 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.230      ; 1.931      ;
; -0.702 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 1.923      ;
; -0.702 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.226      ; 1.923      ;
; -0.696 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.716     ; 0.975      ;
; -0.686 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.716     ; 0.965      ;
; -0.671 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.716     ; 0.950      ;
; -0.659 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.068     ; 1.586      ;
; -0.658 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -1.025     ; 0.628      ;
; -0.637 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.578     ; 1.054      ;
; -0.622 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.852     ; 0.765      ;
; -0.612 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.552      ;
; -0.585 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.525      ;
; -0.553 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.230      ; 1.778      ;
; -0.541 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.481      ;
; -0.533 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.582     ; 0.946      ;
; -0.529 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.607     ; 0.917      ;
; -0.524 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.607     ; 0.912      ;
; -0.523 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.582     ; 0.936      ;
; -0.519 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.582     ; 0.932      ;
; -0.505 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.445      ;
; -0.505 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.578     ; 0.922      ;
; -0.505 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.607     ; 0.893      ;
; -0.494 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.230      ; 1.719      ;
; -0.493 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.553     ; 0.935      ;
; -0.486 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.852     ; 0.629      ;
; -0.458 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.349     ; 1.104      ;
; -0.444 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.353     ; 1.086      ;
; -0.407 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.582     ; 0.820      ;
; -0.390 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 1.329      ;
; -0.385 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.715     ; 0.665      ;
; -0.384 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.715     ; 0.664      ;
; -0.368 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.349     ; 1.014      ;
; -0.365 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.715     ; 0.645      ;
; -0.356 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.582     ; 0.769      ;
; -0.351 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.578     ; 0.768      ;
; -0.349 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 1.288      ;
; -0.340 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 1.279      ;
; -0.274 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.214      ;
; -0.272 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.212      ;
; -0.272 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.068     ; 1.199      ;
; -0.198 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.129      ;
; -0.134 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 1.073      ;
; -0.105 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.055     ; 1.045      ;
; -0.092 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.064     ; 1.023      ;
; 0.015  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.353     ; 0.627      ;
; 0.046  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.893      ;
; 0.069  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.870      ;
; 0.177  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.762      ;
; 0.292  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.647      ;
; 0.344  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.068     ; 0.583      ;
; 0.344  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.068     ; 0.583      ;
; 0.356  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.056     ; 0.583      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.146 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.052     ; 2.089      ;
; -1.134 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 2.074      ;
; -1.124 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 2.064      ;
; -1.060 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 2.000      ;
; -1.056 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.996      ;
; -1.046 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.058     ; 1.983      ;
; -1.002 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.052     ; 1.945      ;
; -0.989 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.054     ; 1.930      ;
; -0.967 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.907      ;
; -0.962 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.052     ; 1.905      ;
; -0.948 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.058     ; 1.885      ;
; -0.943 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.883      ;
; -0.852 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.058     ; 1.789      ;
; -0.844 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.058     ; 1.781      ;
; -0.833 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.773      ;
; -0.799 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.739      ;
; -0.770 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.057     ; 1.708      ;
; -0.756 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.696      ;
; -0.742 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.682      ;
; -0.730 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.670      ;
; -0.717 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.057     ; 1.655      ;
; -0.690 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.057     ; 1.628      ;
; -0.686 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.057     ; 1.624      ;
; -0.642 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.582      ;
; -0.445 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.385      ;
; -0.403 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.055     ; 1.343      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.841 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.780      ;
; -0.813 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.348     ; 1.460      ;
; -0.765 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.052     ; 1.708      ;
; -0.743 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.348     ; 1.390      ;
; -0.699 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.348     ; 1.346      ;
; -0.691 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.915      ;
; -0.691 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.915      ;
; -0.691 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.915      ;
; -0.674 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.613      ;
; -0.674 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.052     ; 1.617      ;
; -0.672 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.611      ;
; -0.600 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.824      ;
; -0.600 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.824      ;
; -0.600 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.824      ;
; -0.586 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.525      ;
; -0.580 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.052     ; 1.523      ;
; -0.573 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.052     ; 1.516      ;
; -0.562 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.501      ;
; -0.524 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.452      ;
; -0.519 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.458      ;
; -0.506 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.730      ;
; -0.506 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.730      ;
; -0.506 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.730      ;
; -0.499 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.723      ;
; -0.499 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.723      ;
; -0.499 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.229      ; 1.723      ;
; -0.456 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.395      ;
; -0.416 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.355      ;
; -0.395 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.323      ;
; -0.392 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.331      ;
; -0.374 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.302      ;
; -0.356 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.284      ;
; -0.351 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.290      ;
; -0.279 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.207      ;
; -0.250 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.189      ;
; -0.244 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 1.172      ;
; -0.214 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.056     ; 1.153      ;
; 0.043  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.067     ; 0.885      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.796 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.735      ;
; -0.725 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.650      ;
; -0.684 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.623      ;
; -0.661 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.586      ;
; -0.646 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.895      ;
; -0.646 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.895      ;
; -0.646 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.895      ;
; -0.646 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.895      ;
; -0.644 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.569      ;
; -0.641 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.580      ;
; -0.605 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.530      ;
; -0.597 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.536      ;
; -0.573 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.512      ;
; -0.566 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.491      ;
; -0.541 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.480      ;
; -0.535 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.474      ;
; -0.530 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.779      ;
; -0.530 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.779      ;
; -0.530 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.779      ;
; -0.530 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.779      ;
; -0.525 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.464      ;
; -0.499 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.424      ;
; -0.482 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.407      ;
; -0.461 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.386      ;
; -0.457 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.382      ;
; -0.443 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.692      ;
; -0.443 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.692      ;
; -0.443 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.692      ;
; -0.443 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.692      ;
; -0.415 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.664      ;
; -0.415 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.664      ;
; -0.415 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.664      ;
; -0.415 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.254      ; 1.664      ;
; -0.412 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.337      ;
; -0.403 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.342      ;
; -0.393 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.318      ;
; -0.376 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.301      ;
; -0.344 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.269      ;
; -0.331 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.256      ;
; -0.327 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.252      ;
; -0.307 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.070     ; 1.232      ;
; -0.283 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.222      ;
; -0.272 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.211      ;
; -0.091 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.056     ; 1.030      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.848      ;
; 0.342 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.853      ;
; 0.347 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.359 ; lcddriver:inst2|lcd_states.mode1                                                                                                                ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; lcddriver:inst2|lcd_states.wrad1                                                                                                                ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; lcddriver:inst2|lcd_states.set1                                                                                                                 ; lcddriver:inst2|lcd_states.onoff0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.369 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.376 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.378 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.393 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|weekday_R[0]                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.440 ; lcddriver:inst2|lcd_states.hold                                                                                                                 ; lcddriver:inst2|lcd_states.set0                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.639      ;
; 0.450 ; lcddriver:inst2|lcd_states.mode0                                                                                                                ; lcddriver:inst2|lcd_states.mode1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.649      ;
; 0.455 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.667      ;
; 0.456 ; LCDsteuerung:inst1|update_Ready_R                                                                                                               ; LCDsteuerung:inst1|data_Valid_out                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.457 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.458 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.670      ;
; 0.461 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.660      ;
; 0.466 ; lcddriver:inst2|lcd_states.onoff1                                                                                                               ; lcddriver:inst2|lcd_states.clear0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.473 ; lcddriver:inst2|lcd_states.clear0                                                                                                               ; lcddriver:inst2|lcd_states.clear1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.479 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.678      ;
; 0.480 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.489 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.494 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.499 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.508 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.508 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; lcddriver:inst2|clk_count[22]                                                                                                                   ; lcddriver:inst2|clk_count[22]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; lcddriver:inst2|clk_count[16]                                                                                                                   ; lcddriver:inst2|clk_count[16]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; lcddriver:inst2|clk_count[14]                                                                                                                   ; lcddriver:inst2|clk_count[14]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; lcddriver:inst2|clk_count[2]                                                                                                                    ; lcddriver:inst2|clk_count[2]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.299 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.068      ; 0.511      ;
; 0.307 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.511      ;
; 0.366 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.566      ;
; 0.445 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.645      ;
; 0.527 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.727      ;
; 0.583 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 0.783      ;
; 0.642 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 0.556      ;
; 0.715 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 0.914      ;
; 0.725 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.072      ; 0.941      ;
; 0.740 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 0.939      ;
; 0.791 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 0.990      ;
; 0.812 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.011      ;
; 0.814 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.013      ;
; 0.821 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.072      ; 1.037      ;
; 0.854 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.068      ; 1.066      ;
; 0.871 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.351     ; 0.684      ;
; 0.900 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.380     ; 0.684      ;
; 0.917 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.572      ;
; 0.921 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.120      ;
; 0.922 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.577      ;
; 0.930 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.129      ;
; 0.930 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.585      ;
; 0.932 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 1.132      ;
; 0.932 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.380     ; 0.716      ;
; 0.933 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.132      ;
; 0.993 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.326     ; 0.831      ;
; 1.004 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.351     ; 0.817      ;
; 1.007 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.614     ; 0.557      ;
; 1.033 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.226     ; 0.951      ;
; 1.045 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.379     ; 0.830      ;
; 1.046 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 0.829      ;
; 1.049 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.380     ; 0.833      ;
; 1.049 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.380     ; 0.833      ;
; 1.057 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 0.840      ;
; 1.059 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.381     ; 0.842      ;
; 1.101 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 1.301      ;
; 1.104 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 1.018      ;
; 1.122 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.226     ; 1.040      ;
; 1.131 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.614     ; 0.681      ;
; 1.140 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.351     ; 0.953      ;
; 1.173 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.068      ; 1.385      ;
; 1.173 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.781     ; 0.556      ;
; 1.181 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 1.381      ;
; 1.189 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.844      ;
; 1.194 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.849      ;
; 1.201 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.509     ; 0.856      ;
; 1.207 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.354      ; 1.705      ;
; 1.236 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.435      ;
; 1.241 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.056      ; 1.441      ;
; 1.242 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.354      ; 1.740      ;
; 1.261 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.064      ; 1.469      ;
; 1.292 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.614     ; 0.842      ;
; 1.313 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.923     ; 0.554      ;
; 1.315 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.923     ; 0.556      ;
; 1.319 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.923     ; 0.560      ;
; 1.350 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.822     ; 0.692      ;
; 1.354 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.822     ; 0.696      ;
; 1.379 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.578      ;
; 1.380 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 1.294      ;
; 1.380 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.614     ; 0.930      ;
; 1.405 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.353      ; 1.902      ;
; 1.427 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.350      ; 1.921      ;
; 1.427 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.350      ; 1.921      ;
; 1.432 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.781     ; 0.815      ;
; 1.433 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.354     ; 1.243      ;
; 1.439 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.781     ; 0.822      ;
; 1.443 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.350      ; 1.937      ;
; 1.443 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.350      ; 1.937      ;
; 1.478 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 1.392      ;
; 1.499 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.822     ; 0.841      ;
; 1.500 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.055      ; 1.699      ;
; 1.510 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.353      ; 2.007      ;
; 1.585 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.822     ; 0.927      ;
; 1.594 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.923     ; 0.835      ;
; 1.606 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.349      ; 2.099      ;
; 1.606 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.349      ; 2.099      ;
; 1.710 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.678     ; 1.196      ;
; 1.711 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.349      ; 2.204      ;
; 1.711 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.349      ; 2.204      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.571 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 0.782      ;
; 0.824 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.024      ;
; 0.840 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.051      ;
; 0.854 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.054      ;
; 0.881 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.092      ;
; 0.916 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.127      ;
; 0.917 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.128      ;
; 0.918 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.118      ;
; 0.922 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.133      ;
; 0.943 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.143      ;
; 1.008 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.208      ;
; 1.010 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.210      ;
; 1.041 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.241      ;
; 1.042 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.242      ;
; 1.108 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.067      ; 1.319      ;
; 1.111 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.311      ;
; 1.130 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.330      ;
; 1.156 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.059      ; 1.359      ;
; 1.161 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.059      ; 1.364      ;
; 1.177 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.673      ;
; 1.177 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.673      ;
; 1.177 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.673      ;
; 1.182 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.678      ;
; 1.182 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.678      ;
; 1.182 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.678      ;
; 1.264 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.059      ; 1.467      ;
; 1.285 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.781      ;
; 1.285 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.781      ;
; 1.285 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.781      ;
; 1.288 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.488      ;
; 1.343 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.226     ; 1.261      ;
; 1.358 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.226     ; 1.276      ;
; 1.376 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.059      ; 1.579      ;
; 1.382 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.226     ; 1.300      ;
; 1.393 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.889      ;
; 1.393 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.889      ;
; 1.393 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.352      ; 1.889      ;
; 1.416 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.056      ; 1.616      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.616 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.815      ;
; 0.618 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.817      ;
; 0.674 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.873      ;
; 0.704 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.903      ;
; 0.708 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 0.907      ;
; 0.880 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.079      ;
; 0.920 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.119      ;
; 0.930 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.054      ; 1.128      ;
; 0.972 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.171      ;
; 1.153 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.352      ;
; 1.284 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.483      ;
; 1.302 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.501      ;
; 1.523 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.420      ;
; 1.529 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.728      ;
; 1.564 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.672      ; 4.450      ;
; 1.576 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.689      ; 4.479      ;
; 1.606 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.503      ;
; 1.614 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.813      ;
; 1.620 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.517      ;
; 1.624 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.521      ;
; 1.625 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.522      ;
; 1.630 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.527      ;
; 1.671 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.672      ; 4.557      ;
; 1.695 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 1.894      ;
; 1.709 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.689      ; 4.612      ;
; 1.713 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.610      ;
; 1.736 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.633      ;
; 1.740 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.637      ;
; 1.753 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 2.683      ; 4.650      ;
; 2.047 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.065      ; 2.256      ;
; 2.068 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.267      ;
; 2.141 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.340      ;
; 2.330 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.529      ;
; 2.343 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.542      ;
; 2.380 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.579      ;
; 2.411 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.610      ;
; 2.482 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.681      ;
; 2.493 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.692      ;
; 2.636 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.065      ; 2.845      ;
; 2.682 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.881      ;
; 2.694 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.065      ; 2.903      ;
; 2.724 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.923      ;
; 2.756 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 2.955      ;
; 2.765 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.044      ; 2.953      ;
; 2.797 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.044      ; 2.985      ;
; 2.837 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.036      ;
; 2.878 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.044      ; 3.066      ;
; 2.909 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.061      ; 3.114      ;
; 2.961 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.065      ; 3.170      ;
; 2.965 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.061      ; 3.170      ;
; 2.967 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.044      ; 3.155      ;
; 2.984 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.183      ;
; 3.007 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.206      ;
; 3.009 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.061      ; 3.214      ;
; 3.012 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.211      ;
; 3.088 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.044      ; 3.276      ;
; 3.198 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.397      ;
; 3.199 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.061      ; 3.404      ;
; 3.221 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.420      ;
; 3.264 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.463      ;
; 3.305 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.065      ; 3.514      ;
; 3.316 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.061      ; 3.521      ;
; 3.346 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.055      ; 3.545      ;
; 4.268 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.071      ; 4.483      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.710 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 0.909      ;
; 0.952 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.151      ;
; 0.975 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.174      ;
; 1.042 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.241      ;
; 1.224 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.058      ; 1.426      ;
; 1.234 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.433      ;
; 1.242 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.441      ;
; 1.244 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.443      ;
; 1.280 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.053      ; 1.477      ;
; 1.285 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.484      ;
; 1.287 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.053      ; 1.484      ;
; 1.313 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.512      ;
; 1.324 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.053      ; 1.521      ;
; 1.334 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.533      ;
; 1.338 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.537      ;
; 1.341 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.052      ; 1.537      ;
; 1.353 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.053      ; 1.550      ;
; 1.413 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.612      ;
; 1.421 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.052      ; 1.617      ;
; 1.428 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.052      ; 1.624      ;
; 1.492 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.052      ; 1.688      ;
; 1.531 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.056      ; 1.731      ;
; 1.566 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.058      ; 1.768      ;
; 1.586 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.785      ;
; 1.655 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.055      ; 1.854      ;
; 1.661 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.058      ; 1.863      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.717 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 0.917      ;
; 0.763 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 0.977      ;
; 0.780 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.304      ;
; 0.791 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.005      ;
; 0.806 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.330      ;
; 0.811 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.011      ;
; 0.816 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.030      ;
; 0.828 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.042      ;
; 0.837 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.361      ;
; 0.839 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.053      ;
; 0.844 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.368      ;
; 0.875 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.399      ;
; 0.886 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.100      ;
; 0.897 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.421      ;
; 0.904 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.428      ;
; 0.927 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.141      ;
; 0.928 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.452      ;
; 0.933 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.133      ;
; 0.939 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.153      ;
; 0.942 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.142      ;
; 0.945 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.469      ;
; 0.949 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.163      ;
; 0.957 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.481      ;
; 0.976 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.190      ;
; 0.996 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.210      ;
; 1.014 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.538      ;
; 1.020 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.234      ;
; 1.042 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.566      ;
; 1.047 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.247      ;
; 1.061 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.261      ;
; 1.068 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.282      ;
; 1.070 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.594      ;
; 1.071 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.595      ;
; 1.092 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.292      ;
; 1.102 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.626      ;
; 1.102 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.302      ;
; 1.130 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.330      ;
; 1.146 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.346      ;
; 1.184 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.384      ;
; 1.187 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.401      ;
; 1.187 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.056      ; 1.387      ;
; 1.201 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.415      ;
; 1.210 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.380      ; 1.734      ;
; 1.253 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.070      ; 1.467      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.845 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.043      ;
; 0.871 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.070      ;
; 0.913 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.112      ;
; 0.995 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.193      ;
; 0.998 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.196      ;
; 1.017 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.216      ;
; 1.023 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.222      ;
; 1.055 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.253      ;
; 1.099 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.297      ;
; 1.102 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.300      ;
; 1.117 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.315      ;
; 1.138 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.337      ;
; 1.146 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.344      ;
; 1.156 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.354      ;
; 1.218 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.417      ;
; 1.231 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.429      ;
; 1.236 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.435      ;
; 1.246 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.444      ;
; 1.300 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.499      ;
; 1.379 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.578      ;
; 1.390 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.588      ;
; 1.403 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.601      ;
; 1.404 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.602      ;
; 1.405 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.604      ;
; 1.417 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.616      ;
; 1.441 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.640      ;
; 1.457 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.655      ;
; 1.494 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.692      ;
; 1.496 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.695      ;
; 1.500 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.698      ;
; 1.504 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.703      ;
; 1.567 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.766      ;
; 1.589 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.054      ; 1.787      ;
; 1.598 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.797      ;
; 1.633 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.832      ;
; 1.660 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.859      ;
; 1.661 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.055      ; 1.860      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -2.635 ; -104.576      ;
; timeAndDateClock:inst|day_carry                   ; -2.353 ; -15.392       ;
; timeAndDateClock:inst|hour_carry                  ; -0.458 ; -1.768        ;
; clkGen_verilog:inst10|clk_enable                  ; -0.399 ; -4.264        ;
; timeAndDateClock:inst|mon_carry                   ; -0.344 ; -1.396        ;
; timeAndDateClock:inst|year_carry                  ; -0.125 ; -0.305        ;
; timeAndDateClock:inst|min_carry                   ; -0.124 ; -0.439        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.165 ; 0.000         ;
; clkGen_verilog:inst10|clk_enable                  ; 0.179 ; 0.000         ;
; timeAndDateClock:inst|min_carry                   ; 0.333 ; 0.000         ;
; timeAndDateClock:inst|day_carry                   ; 0.357 ; 0.000         ;
; timeAndDateClock:inst|year_carry                  ; 0.416 ; 0.000         ;
; timeAndDateClock:inst|mon_carry                   ; 0.421 ; 0.000         ;
; timeAndDateClock:inst|hour_carry                  ; 0.503 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkGen_verilog:inst10|clk_enable                  ; -1.000 ; -50.000       ;
; timeAndDateClock:inst|day_carry                   ; -1.000 ; -10.000       ;
; timeAndDateClock:inst|min_carry                   ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|year_carry                  ; -1.000 ; -8.000        ;
; timeAndDateClock:inst|hour_carry                  ; -1.000 ; -7.000        ;
; timeAndDateClock:inst|mon_carry                   ; -1.000 ; -6.000        ;
; CLOCK_50                                          ; 9.587  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 49.752 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.635 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.358     ; 2.214      ;
; -2.547 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.550     ; 1.934      ;
; -2.539 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 2.100      ;
; -2.538 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 2.099      ;
; -2.476 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.365     ; 2.048      ;
; -2.456 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.549     ; 1.844      ;
; -2.446 ; timeAndDateClock:inst|timeAndDate_Out[5]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.023      ;
; -2.431 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.554     ; 1.814      ;
; -2.407 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.554     ; 1.790      ;
; -2.395 ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.365     ; 1.967      ;
; -2.394 ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.955      ;
; -2.380 ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.358     ; 1.959      ;
; -2.367 ; timeAndDateClock:inst|timeAndDate_Out[4]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 1.944      ;
; -2.363 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|data_Out[3]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.930      ;
; -2.360 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.928      ;
; -2.344 ; timeAndDateClock:inst|timeAndDate_Out[8]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.358     ; 1.923      ;
; -2.336 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.542     ; 1.731      ;
; -2.336 ; timeAndDateClock:inst|timeAndDate_Out[12]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.554     ; 1.719      ;
; -2.325 ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.905      ;
; -2.322 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.365     ; 1.894      ;
; -2.310 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.871      ;
; -2.307 ; timeAndDateClock:inst|timeAndDate_Out[1]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.364     ; 1.880      ;
; -2.299 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.860      ;
; -2.298 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.859      ;
; -2.297 ; timeAndDateClock:inst|mon_count[2]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.640     ; 1.594      ;
; -2.290 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.047      ;
; -2.289 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.046      ;
; -2.288 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.045      ;
; -2.287 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.044      ;
; -2.287 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.044      ;
; -2.286 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 2.043      ;
; -2.275 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.836      ;
; -2.266 ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.353     ; 1.850      ;
; -2.263 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.843      ;
; -2.262 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.830      ;
; -2.261 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.829      ;
; -2.260 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.828      ;
; -2.259 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.827      ;
; -2.259 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.827      ;
; -2.258 ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.826      ;
; -2.254 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.554     ; 1.637      ;
; -2.253 ; timeAndDateClock:inst|timeAndDate_Out[17]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.833      ;
; -2.253 ; timeAndDateClock:inst|timeAndDate_Out[16]           ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.357     ; 1.833      ;
; -2.236 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.804      ;
; -2.235 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.803      ;
; -2.235 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.803      ;
; -2.234 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.802      ;
; -2.233 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.801      ;
; -2.233 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.801      ;
; -2.232 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.800      ;
; -2.232 ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.800      ;
; -2.230 ; timeAndDateClock:inst|mon_count[1]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 1.525      ;
; -2.226 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.787      ;
; -2.225 ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.786      ;
; -2.223 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.346     ; 1.814      ;
; -2.213 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.774      ;
; -2.212 ; timeAndDateClock:inst|timeAndDate_Out[33]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.773      ;
; -2.204 ; timeAndDateClock:inst|timeAndDate_Out[3]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.364     ; 1.777      ;
; -2.204 ; timeAndDateClock:inst|timeAndDate_Out[9]            ; LCDsteuerung:inst1|state_R.updateWeekday   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.358     ; 1.783      ;
; -2.200 ; timeAndDateClock:inst|mon_count[0]~_emulated        ; timeAndDateClock:inst|date[0]              ; timeAndDateClock:inst|mon_carry  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 1.495      ;
; -2.198 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 1.975      ;
; -2.198 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.542     ; 1.593      ;
; -2.187 ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.345     ; 1.779      ;
; -2.184 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.175     ; 1.946      ;
; -2.184 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.941      ;
; -2.183 ; timeAndDateClock:inst|timeAndDate_Out[30]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.175     ; 1.945      ;
; -2.183 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.940      ;
; -2.182 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.939      ;
; -2.181 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.938      ;
; -2.181 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.938      ;
; -2.180 ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.180     ; 1.937      ;
; -2.176 ; timeAndDateClock:inst|timeAndDate_Out[32]           ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 1.737      ;
; -2.176 ; timeAndDateClock:inst|timeAndDate_Out[39]           ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.542     ; 1.571      ;
; -2.175 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|data_Out[0]             ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.542     ; 1.570      ;
; -2.170 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.738      ;
; -2.169 ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.737      ;
; -2.168 ; timeAndDateClock:inst|timeAndDate_Out[38]           ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.377     ; 1.728      ;
; -2.163 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.731      ;
; -2.162 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.730      ;
; -2.161 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.729      ;
; -2.160 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.728      ;
; -2.160 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.728      ;
; -2.159 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateHourHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 1.936      ;
; -2.159 ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.369     ; 1.727      ;
; -2.157 ; timeAndDateClock:inst|timeAndDate_Out[38]           ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.377     ; 1.717      ;
; -2.154 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 1.716      ;
; -2.153 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 1.715      ;
; -2.141 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 1.703      ;
; -2.140 ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 1.702      ;
; -2.139 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.903      ;
; -2.138 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthLow  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.902      ;
; -2.137 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearLow   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.901      ;
; -2.137 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.377     ; 1.697      ;
; -2.136 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateMonthHigh ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.900      ;
; -2.136 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.900      ;
; -2.135 ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.173     ; 1.899      ;
; -2.128 ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.377     ; 1.688      ;
; -2.123 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.updateYearHigh  ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.175     ; 1.885      ;
; -2.122 ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; LCDsteuerung:inst1|state_R.check           ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.175     ; 1.884      ;
; -2.121 ; timeAndDateClock:inst|timeAndDate_Out[1]            ; LCDsteuerung:inst1|state_R.updateDayHigh   ; clkGen_verilog:inst10|clk_enable ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.179     ; 1.879      ;
+--------+-----------------------------------------------------+--------------------------------------------+----------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; -2.353 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.029     ; 3.311      ;
; -2.347 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.298      ;
; -2.286 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.023     ; 3.250      ;
; -2.280 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.030     ; 3.237      ;
; -2.276 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.227      ;
; -2.270 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.043     ; 3.214      ;
; -2.153 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.104      ;
; -2.141 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.029     ; 3.099      ;
; -2.135 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.086      ;
; -2.125 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.029     ; 3.083      ;
; -2.119 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.070      ;
; -2.117 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.029     ; 3.075      ;
; -2.111 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.062      ;
; -2.094 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.029     ; 3.052      ;
; -2.088 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 3.039      ;
; -2.086 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.030     ; 3.043      ;
; -2.076 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.043     ; 3.020      ;
; -1.941 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.892      ;
; -1.925 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.876      ;
; -1.917 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.868      ;
; -1.894 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.845      ;
; -1.811 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.030     ; 2.768      ;
; -1.801 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.043     ; 2.745      ;
; -1.799 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.030     ; 2.756      ;
; -1.789 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.043     ; 2.733      ;
; -1.777 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.728      ;
; -1.767 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.718      ;
; -1.765 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.716      ;
; -1.755 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.706      ;
; -1.743 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.694      ;
; -1.731 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.682      ;
; -1.722 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.673      ;
; -1.710 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.661      ;
; -1.684 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.635      ;
; -1.672 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.623      ;
; -1.466 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.030     ; 2.423      ;
; -1.456 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.043     ; 2.400      ;
; -1.419 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.370      ;
; -1.419 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.370      ;
; -1.405 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.356      ;
; -1.395 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.346      ;
; -1.367 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 2.318      ;
; -0.983 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.403      ;
; -0.916 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.519      ; 3.342      ;
; -0.906 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.506      ; 3.319      ;
; -0.865 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.285      ;
; -0.798 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.519      ; 3.224      ;
; -0.788 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.506      ; 3.201      ;
; -0.771 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.191      ;
; -0.755 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.175      ;
; -0.747 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.167      ;
; -0.724 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.144      ;
; -0.653 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.073      ;
; -0.637 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.057      ;
; -0.629 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.049      ;
; -0.606 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 1.000        ; 1.513      ; 3.026      ;
; 0.139  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.812      ;
; 0.143  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.808      ;
; 0.218  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.733      ;
; 0.311  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.640      ;
; 0.316  ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.635      ;
; 0.341  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.610      ;
; 0.390  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.561      ;
; 0.390  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 1.000        ; -0.036     ; 0.561      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.458 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.410      ;
; -0.396 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.348      ;
; -0.378 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.329      ;
; -0.321 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.272      ;
; -0.310 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.262      ;
; -0.284 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.236      ;
; -0.283 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.235      ;
; -0.276 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.228      ;
; -0.270 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.222      ;
; -0.267 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.218      ;
; -0.262 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.214      ;
; -0.261 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.213      ;
; -0.253 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.205      ;
; -0.222 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.174      ;
; -0.221 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.173      ;
; -0.212 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.164      ;
; -0.204 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.155      ;
; -0.197 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.149      ;
; -0.187 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.138      ;
; -0.186 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.137      ;
; -0.150 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.102      ;
; -0.147 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.098      ;
; -0.146 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.097      ;
; -0.144 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.095      ;
; -0.136 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.087      ;
; -0.135 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.087      ;
; -0.135 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.086      ;
; -0.132 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.084      ;
; -0.123 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 1.075      ;
; -0.119 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.070      ;
; -0.064 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.015      ;
; -0.053 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 1.004      ;
; -0.045 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.996      ;
; -0.045 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.996      ;
; 0.077  ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.874      ;
; 0.096  ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.036     ; 0.855      ;
; 0.189  ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 1.000        ; -0.035     ; 0.763      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.399 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.550     ; 0.836      ;
; -0.326 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.739     ; 0.574      ;
; -0.297 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.637     ; 0.647      ;
; -0.277 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.132      ; 1.396      ;
; -0.277 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.132      ; 1.396      ;
; -0.245 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.362     ; 0.870      ;
; -0.228 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.637     ; 0.578      ;
; -0.219 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.547     ; 0.659      ;
; -0.208 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 1.157      ;
; -0.204 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.629     ; 0.562      ;
; -0.202 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.218     ; 0.971      ;
; -0.200 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.629     ; 0.558      ;
; -0.186 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.132      ; 1.305      ;
; -0.186 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.132      ; 1.305      ;
; -0.147 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 1.096      ;
; -0.147 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.739     ; 0.395      ;
; -0.142 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.739     ; 0.390      ;
; -0.140 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.547     ; 0.580      ;
; -0.136 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.739     ; 0.384      ;
; -0.134 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.218     ; 0.903      ;
; -0.133 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.136      ; 1.256      ;
; -0.118 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.637     ; 0.468      ;
; -0.117 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 1.066      ;
; -0.112 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.637     ; 0.462      ;
; -0.110 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.048     ; 1.049      ;
; -0.093 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.133      ; 1.213      ;
; -0.093 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.133      ; 1.213      ;
; -0.088 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.133      ; 1.208      ;
; -0.088 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.133      ; 1.208      ;
; -0.056 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 1.005      ;
; -0.054 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.599      ;
; -0.051 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.044     ; 0.994      ;
; -0.043 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.588      ;
; -0.042 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.136      ; 1.165      ;
; -0.035 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.580      ;
; -0.027 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.629     ; 0.385      ;
; -0.019 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.969      ;
; -0.009 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.547     ; 0.449      ;
; -0.007 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.360     ; 0.634      ;
; 0.001  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.949      ;
; 0.042  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.908      ;
; 0.048  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.137      ; 1.076      ;
; 0.053  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.897      ;
; 0.054  ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.547     ; 0.386      ;
; 0.055  ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.556      ;
; 0.056  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; 0.137      ; 1.068      ;
; 0.057  ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.354     ; 0.576      ;
; 0.059  ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.552      ;
; 0.063  ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.354     ; 0.570      ;
; 0.066  ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.354     ; 0.567      ;
; 0.066  ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.360     ; 0.561      ;
; 0.072  ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.349     ; 0.566      ;
; 0.074  ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.376     ; 0.537      ;
; 0.075  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.214     ; 0.698      ;
; 0.099  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.218     ; 0.670      ;
; 0.113  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.214     ; 0.660      ;
; 0.135  ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.410      ;
; 0.137  ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.408      ;
; 0.138  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.811      ;
; 0.148  ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.354     ; 0.485      ;
; 0.149  ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.442     ; 0.396      ;
; 0.165  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.784      ;
; 0.167  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.782      ;
; 0.176  ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.360     ; 0.451      ;
; 0.180  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.044     ; 0.763      ;
; 0.180  ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.354     ; 0.453      ;
; 0.198  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.751      ;
; 0.201  ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.748      ;
; 0.225  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.040     ; 0.722      ;
; 0.288  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.040     ; 0.659      ;
; 0.303  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.646      ;
; 0.311  ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.038     ; 0.638      ;
; 0.385  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.218     ; 0.384      ;
; 0.399  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.551      ;
; 0.414  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.536      ;
; 0.487  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.463      ;
; 0.553  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.397      ;
; 0.584  ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.044     ; 0.359      ;
; 0.584  ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.044     ; 0.359      ;
; 0.591  ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 1.000        ; -0.037     ; 0.359      ;
+--------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.344 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.035     ; 1.296      ;
; -0.326 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.276      ;
; -0.312 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.262      ;
; -0.297 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.246      ;
; -0.289 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.240      ;
; -0.262 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.212      ;
; -0.243 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.193      ;
; -0.239 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.035     ; 1.191      ;
; -0.237 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.035     ; 1.189      ;
; -0.218 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.168      ;
; -0.216 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.165      ;
; -0.204 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.036     ; 1.155      ;
; -0.164 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.113      ;
; -0.142 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.092      ;
; -0.108 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.057      ;
; -0.104 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.054      ;
; -0.091 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.041      ;
; -0.077 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.026      ;
; -0.075 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.025      ;
; -0.075 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.024      ;
; -0.059 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 1.009      ;
; -0.055 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 1.004      ;
; -0.034 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 0.984      ;
; -0.019 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.038     ; 0.968      ;
; 0.088  ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 0.862      ;
; 0.111  ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 1.000        ; -0.037     ; 0.839      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.125 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 1.075      ;
; -0.054 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.997      ;
; -0.045 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.995      ;
; -0.041 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.991      ;
; -0.036 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.172      ;
; -0.027 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.163      ;
; -0.027 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.163      ;
; -0.027 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.163      ;
; -0.023 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.966      ;
; -0.010 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.960      ;
; -0.004 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.947      ;
; 0.013  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.930      ;
; 0.017  ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.926      ;
; 0.020  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.930      ;
; 0.038  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.912      ;
; 0.041  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.909      ;
; 0.048  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.088      ;
; 0.050  ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.900      ;
; 0.057  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.079      ;
; 0.057  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.079      ;
; 0.057  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.079      ;
; 0.064  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.879      ;
; 0.082  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.861      ;
; 0.084  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.859      ;
; 0.096  ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.847      ;
; 0.097  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.039      ;
; 0.097  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.039      ;
; 0.097  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.039      ;
; 0.097  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.039      ;
; 0.107  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.843      ;
; 0.119  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.017      ;
; 0.119  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.017      ;
; 0.119  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.017      ;
; 0.119  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; 0.149      ; 1.017      ;
; 0.132  ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.811      ;
; 0.144  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.799      ;
; 0.159  ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.784      ;
; 0.163  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.780      ;
; 0.163  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.780      ;
; 0.178  ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.765      ;
; 0.186  ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.764      ;
; 0.198  ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.752      ;
; 0.199  ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.044     ; 0.744      ;
; 0.320  ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 1.000        ; -0.037     ; 0.630      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.124 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.213     ; 0.898      ;
; -0.118 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 1.069      ;
; -0.111 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.033     ; 1.065      ;
; -0.091 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.213     ; 0.865      ;
; -0.091 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.213     ; 0.865      ;
; -0.068 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 1.019      ;
; -0.050 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.174      ;
; -0.050 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.174      ;
; -0.050 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.174      ;
; -0.047 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.998      ;
; -0.043 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.033     ; 0.997      ;
; 0.001  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.950      ;
; 0.018  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.106      ;
; 0.018  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.106      ;
; 0.018  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.106      ;
; 0.018  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.933      ;
; 0.041  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.903      ;
; 0.047  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.033     ; 0.907      ;
; 0.049  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.902      ;
; 0.054  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.033     ; 0.900      ;
; 0.084  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.040      ;
; 0.084  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.040      ;
; 0.084  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.040      ;
; 0.091  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.033      ;
; 0.091  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.033      ;
; 0.091  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; 0.137      ; 1.033      ;
; 0.096  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.855      ;
; 0.127  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.817      ;
; 0.128  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.816      ;
; 0.133  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.818      ;
; 0.145  ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.806      ;
; 0.157  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.794      ;
; 0.165  ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.779      ;
; 0.212  ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.732      ;
; 0.215  ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.729      ;
; 0.241  ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.710      ;
; 0.243  ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.036     ; 0.708      ;
; 0.397  ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 1.000        ; -0.043     ; 0.547      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.165 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.169 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateHourHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                         ; LCDsteuerung:inst1|state_R.updateMinLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateHourLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                       ; LCDsteuerung:inst1|state_R.updateMonthLow                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                       ; LCDsteuerung:inst1|state_R.updateYearHigh                                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                        ; LCDsteuerung:inst1|state_R.updateYearLow                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                           ; LCDsteuerung:inst1|state_R.writeFrame                                                                                                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                        ; LCDsteuerung:inst1|state_R.updateSecHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_2_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; lcddriver:inst2|Display_On_R                                                                                                                    ; lcddriver:inst2|Display_On_R                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.202 ; lcddriver:inst2|lcd_states.blink0                                                                                                               ; lcddriver:inst2|lcd_states.blink1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[4]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_1_dff                            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|usedw_is_0_dff                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; lcddriver:inst2|lcd_states.mode1                                                                                                                ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; lcddriver:inst2|lcd_states.wrad1                                                                                                                ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|rd_ptr_lsb                                ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; lcddriver:inst2|lcd_states.set1                                                                                                                 ; lcddriver:inst2|lcd_states.onoff0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; lcddriver:inst2|lcd_states.wrad0                                                                                                                ; lcddriver:inst2|lcd_states.wrad1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.218 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; lcddriver:inst2|lcd_states.rd_bf1                                                                                                               ; lcddriver:inst2|lcd_states.shift0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.231 ; LCDsteuerung:inst1|state_R.updateWeekday                                                                                                        ; LCDsteuerung:inst1|weekday_R[0]                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.264 ; lcddriver:inst2|lcd_states.hold                                                                                                                 ; lcddriver:inst2|lcd_states.set0                                                                                                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; lcddriver:inst2|lcd_states.mode0                                                                                                                ; lcddriver:inst2|lcd_states.mode1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; lcddriver:inst2|lcd_states.onoff1                                                                                                               ; lcddriver:inst2|lcd_states.clear0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayLow                                                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.397      ;
; 0.271 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateMonthHigh                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.399      ;
; 0.272 ; lcddriver:inst2|lcd_states.clear0                                                                                                               ; lcddriver:inst2|lcd_states.clear1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|full_dff                                  ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|empty_dff                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; LCDsteuerung:inst1|state_R.check                                                                                                                ; LCDsteuerung:inst1|state_R.updateDayHigh                                                                                                                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.401      ;
; 0.277 ; LCDsteuerung:inst1|update_Ready_R                                                                                                               ; LCDsteuerung:inst1|data_Valid_out                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; lcddriver:inst2|lcd_states.onoff0                                                                                                               ; lcddriver:inst2|lcd_states.onoff1                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; lcddriver:inst2|lcd_states.blink1                                                                                                               ; lcddriver:inst2|lcd_states.mode0                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; lcddriver:inst2|lcd_states.blinkOff0                                                                                                            ; lcddriver:inst2|lcd_states.blinkOff1                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.287 ; lcddriver:inst2|lcd_states.wrcr0                                                                                                                ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.292 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.619      ;
; 0.296 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.623      ;
; 0.296 ; clkGen_verilog:inst10|counter[11]                                                                                                               ; clkGen_verilog:inst10|counter[11]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.625      ;
; 0.297 ; clkGen_verilog:inst10|counter[9]                                                                                                                ; clkGen_verilog:inst10|counter[9]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clkGen_verilog:inst10|counter[17]                                                                                                               ; clkGen_verilog:inst10|counter[17]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[1]                                                                                                                ; clkGen_verilog:inst10|counter[1]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[7]                                                                                                                ; clkGen_verilog:inst10|counter[7]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[12]                                                                                                               ; clkGen_verilog:inst10|counter[12]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[13]                                                                                                               ; clkGen_verilog:inst10|counter[13]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; clkGen_verilog:inst10|counter[15]                                                                                                               ; clkGen_verilog:inst10|counter[15]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.627      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clkGen_verilog:inst10|counter[23]                                                                                                               ; clkGen_verilog:inst10|counter[23]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[19]                                                                                                               ; clkGen_verilog:inst10|counter[19]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[2]                                                                                                                ; clkGen_verilog:inst10|counter[2]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[3]                                                                                                                ; clkGen_verilog:inst10|counter[3]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[4]                                                                                                                ; clkGen_verilog:inst10|counter[4]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[5]                                                                                                                ; clkGen_verilog:inst10|counter[5]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[8]                                                                                                                ; clkGen_verilog:inst10|counter[8]                                                                                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[10]                                                                                                               ; clkGen_verilog:inst10|counter[10]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clkGen_verilog:inst10|counter[14]                                                                                                               ; clkGen_verilog:inst10|counter[14]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[4]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; clkGen_verilog:inst10|counter[20]                                                                                                               ; clkGen_verilog:inst10|counter[20]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; clkGen_verilog:inst10|counter[21]                                                                                                               ; clkGen_verilog:inst10|counter[21]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; clkGen_verilog:inst10|counter[18]                                                                                                               ; clkGen_verilog:inst10|counter[18]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; clkGen_verilog:inst10|counter[16]                                                                                                               ; clkGen_verilog:inst10|counter[16]                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[3]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|low_addressa[1]                           ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ram_block1a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.630      ;
; 0.302 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; lcddriver:inst2|clk_count[15]                                                                                                                   ; lcddriver:inst2|clk_count[15]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; lcddriver:inst2|lcd_states.wrcr1                                                                                                                ; lcddriver:inst2|lcd_states.rd_bf0                                                                                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcddriver:inst2|clk_count[31]                                                                                                                   ; lcddriver:inst2|clk_count[31]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; lcddriver:inst2|clk_count[13]                                                                                                                   ; lcddriver:inst2|clk_count[13]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; lcddriver:inst2|clk_count[5]                                                                                                                    ; lcddriver:inst2|clk_count[5]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[1]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                             ; LCDsteuerung:inst1|write_Count_R[2]                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcddriver:inst2|clk_count[29]                                                                                                                   ; lcddriver:inst2|clk_count[29]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[27]                                                                                                                   ; lcddriver:inst2|clk_count[27]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[21]                                                                                                                   ; lcddriver:inst2|clk_count[21]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[19]                                                                                                                   ; lcddriver:inst2|clk_count[19]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[17]                                                                                                                   ; lcddriver:inst2|clk_count[17]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[11]                                                                                                                   ; lcddriver:inst2|clk_count[11]                                                                                                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[6]                                                                                                                    ; lcddriver:inst2|clk_count[6]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcddriver:inst2|clk_count[1]                                                                                                                    ; lcddriver:inst2|clk_count[1]                                                                                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                      ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkGen_verilog:inst10|clk_enable'                                                                                                                                                                 ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.179 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.307      ;
; 0.212 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[1]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.333      ;
; 0.263 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[3]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.384      ;
; 0.314 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.435      ;
; 0.353 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.474      ;
; 0.378 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[5]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.137     ; 0.325      ;
; 0.418 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.048      ; 0.550      ;
; 0.421 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[2]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.543      ;
; 0.435 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.556      ;
; 0.462 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.584      ;
; 0.479 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[0]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.048      ; 0.612      ;
; 0.481 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[0]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.603      ;
; 0.493 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.044      ; 0.621      ;
; 0.509 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|timeAndDate_Out[41]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.213     ; 0.400      ;
; 0.519 ; timeAndDateClock:inst|mon_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[29]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.222     ; 0.401      ;
; 0.535 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.657      ;
; 0.540 ; timeAndDateClock:inst|mon_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[30]           ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.222     ; 0.422      ;
; 0.541 ; timeAndDateClock:inst|hour_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[16]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.337      ;
; 0.545 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[1]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; timeAndDateClock:inst|hour_count[3]              ; timeAndDateClock:inst|timeAndDate_Out[17]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.342      ;
; 0.550 ; timeAndDateClock:inst|hour_count[4]              ; timeAndDateClock:inst|timeAndDate_Out[18]           ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.346      ;
; 0.557 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[3]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.037      ; 0.678      ;
; 0.587 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[40]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.213     ; 0.478      ;
; 0.587 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[20]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.202     ; 0.489      ;
; 0.599 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.132     ; 0.551      ;
; 0.601 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|timeAndDate_Out[23]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 0.475      ;
; 0.606 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[22]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 0.480      ;
; 0.609 ; timeAndDateClock:inst|mon_count[2]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[28]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.223     ; 0.490      ;
; 0.609 ; timeAndDateClock:inst|mon_count[1]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[27]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.222     ; 0.491      ;
; 0.610 ; timeAndDateClock:inst|mon_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[26]~_emulated ; timeAndDateClock:inst|mon_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.222     ; 0.492      ;
; 0.610 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[21]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.230     ; 0.484      ;
; 0.613 ; timeAndDateClock:inst|year_count[1]              ; timeAndDateClock:inst|timeAndDate_Out[32]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 0.326      ;
; 0.637 ; timeAndDateClock:inst|sec_count[4]               ; timeAndDateClock:inst|timeAndDate_Out[4]            ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.137     ; 0.584      ;
; 0.650 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.772      ;
; 0.662 ; timeAndDateClock:inst|sec_count[5]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.132     ; 0.614      ;
; 0.665 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|timeAndDate_Out[39]           ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.213     ; 0.556      ;
; 0.682 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.044      ; 0.810      ;
; 0.685 ; timeAndDateClock:inst|year_count[2]              ; timeAndDateClock:inst|timeAndDate_Out[33]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 0.398      ;
; 0.693 ; timeAndDateClock:inst|min_count[5]               ; timeAndDateClock:inst|timeAndDate_Out[12]           ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.471     ; 0.326      ;
; 0.696 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.818      ;
; 0.702 ; timeAndDateClock:inst|hour_count[5]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[19]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.498      ;
; 0.705 ; timeAndDateClock:inst|hour_count[1]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[15]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.501      ;
; 0.713 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.218      ; 1.015      ;
; 0.714 ; timeAndDateClock:inst|hour_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[14]~_emulated ; timeAndDateClock:inst|hour_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.308     ; 0.510      ;
; 0.732 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[2]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.854      ;
; 0.757 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.040      ; 0.881      ;
; 0.765 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.218      ; 1.067      ;
; 0.777 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.899      ;
; 0.785 ; timeAndDateClock:inst|year_count[3]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[34]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 0.498      ;
; 0.796 ; timeAndDateClock:inst|min_count[1]               ; timeAndDateClock:inst|timeAndDate_Out[8]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.494     ; 0.406      ;
; 0.797 ; timeAndDateClock:inst|year_count[6]              ; timeAndDateClock:inst|timeAndDate_Out[37]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.576     ; 0.325      ;
; 0.798 ; timeAndDateClock:inst|year_count[7]              ; timeAndDateClock:inst|timeAndDate_Out[38]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.576     ; 0.326      ;
; 0.800 ; timeAndDateClock:inst|min_count[2]               ; timeAndDateClock:inst|timeAndDate_Out[9]            ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.494     ; 0.410      ;
; 0.801 ; timeAndDateClock:inst|year_count[5]              ; timeAndDateClock:inst|timeAndDate_Out[36]           ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.576     ; 0.329      ;
; 0.820 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[6]~_emulated  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.136     ; 0.768      ;
; 0.823 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.945      ;
; 0.840 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.218      ; 1.142      ;
; 0.843 ; timeAndDateClock:inst|year_count[0]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[31]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.391     ; 0.556      ;
; 0.847 ; timeAndDateClock:inst|min_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[11]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.471     ; 0.480      ;
; 0.849 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.147      ;
; 0.849 ; timeAndDateClock:inst|sec_count[3]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.147      ;
; 0.850 ; timeAndDateClock:inst|min_count[6]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[13]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.471     ; 0.483      ;
; 0.858 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[24]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.215     ; 0.747      ;
; 0.862 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.038      ; 0.984      ;
; 0.864 ; timeAndDateClock:inst|sec_count[6]~_emulated     ; timeAndDateClock:inst|min_carry                     ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.136     ; 0.812      ;
; 0.879 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[6]~_emulated        ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.218      ; 1.181      ;
; 0.883 ; timeAndDateClock:inst|min_count[0]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[7]~_emulated  ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.494     ; 0.493      ;
; 0.903 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.201      ;
; 0.903 ; timeAndDateClock:inst|sec_count[1]               ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.201      ;
; 0.941 ; timeAndDateClock:inst|min_count[3]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[10]~_emulated ; timeAndDateClock:inst|min_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.494     ; 0.551      ;
; 0.962 ; timeAndDateClock:inst|year_count[4]~_emulated    ; timeAndDateClock:inst|timeAndDate_Out[35]~_emulated ; timeAndDateClock:inst|year_carry ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.576     ; 0.490      ;
; 0.976 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.274      ;
; 0.976 ; timeAndDateClock:inst|sec_count[2]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.274      ;
; 1.015 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[5]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.313      ;
; 1.015 ; timeAndDateClock:inst|sec_count[0]~_emulated     ; timeAndDateClock:inst|sec_count[4]                  ; clkGen_verilog:inst10|clk_enable ; clkGen_verilog:inst10|clk_enable ; 0.000        ; 0.214      ; 1.313      ;
; 1.023 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|timeAndDate_Out[25]~_emulated ; timeAndDateClock:inst|day_carry  ; clkGen_verilog:inst10|clk_enable ; 0.000        ; -0.411     ; 0.716      ;
+-------+--------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|min_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.333 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.460      ;
; 0.483 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.603      ;
; 0.491 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.618      ;
; 0.500 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.620      ;
; 0.529 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.656      ;
; 0.530 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.657      ;
; 0.535 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.662      ;
; 0.540 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.668      ;
; 0.551 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.671      ;
; 0.588 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.708      ;
; 0.599 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.720      ;
; 0.637 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.757      ;
; 0.646 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.043      ; 0.773      ;
; 0.652 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.772      ;
; 0.721 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.021      ;
; 0.721 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.021      ;
; 0.721 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.021      ;
; 0.723 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.040      ; 0.847      ;
; 0.725 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.025      ;
; 0.725 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.025      ;
; 0.725 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.025      ;
; 0.727 ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.040      ; 0.851      ;
; 0.737 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.040      ; 0.861      ;
; 0.740 ; timeAndDateClock:inst|min_count[2]           ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.860      ;
; 0.752 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.052      ;
; 0.752 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.052      ;
; 0.752 ; timeAndDateClock:inst|min_count[0]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.052      ;
; 0.789 ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.133     ; 0.740      ;
; 0.797 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.040      ; 0.921      ;
; 0.798 ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.133     ; 0.749      ;
; 0.812 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[6]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.112      ;
; 0.812 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[5]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.112      ;
; 0.812 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.216      ; 1.112      ;
; 0.831 ; timeAndDateClock:inst|min_count[4]~_emulated ; timeAndDateClock:inst|hour_carry             ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; -0.133     ; 0.782      ;
; 0.858 ; timeAndDateClock:inst|min_count[3]~_emulated ; timeAndDateClock:inst|min_count[1]           ; timeAndDateClock:inst|min_carry ; timeAndDateClock:inst|min_carry ; 0.000        ; 0.036      ; 0.978      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|day_carry'                                                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.357 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.478      ;
; 0.388 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.508      ;
; 0.417 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.537      ;
; 0.419 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.539      ;
; 0.510 ; timeAndDateClock:inst|weekday_count[1]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.630      ;
; 0.528 ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.648      ;
; 0.550 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.670      ;
; 0.573 ; timeAndDateClock:inst|weekday_count[0]~_emulated ; timeAndDateClock:inst|weekday_count[2]           ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.693      ;
; 0.671 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.791      ;
; 0.714 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.829      ; 2.697      ;
; 0.716 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.706      ;
; 0.722 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.842      ; 2.718      ;
; 0.731 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.721      ;
; 0.736 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.726      ;
; 0.736 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.726      ;
; 0.748 ; timeAndDateClock:inst|date[1]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.738      ;
; 0.752 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.872      ;
; 0.761 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 0.881      ;
; 0.776 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[0]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.829      ; 2.759      ;
; 0.778 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[1]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.768      ;
; 0.784 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|mon_carry                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.842      ; 2.780      ;
; 0.793 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[2]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.783      ;
; 0.798 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[5]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.788      ;
; 0.798 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[4]~_emulated     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.788      ;
; 0.810 ; timeAndDateClock:inst|date[0]                    ; timeAndDateClock:inst|day_count[3]               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry ; 0.000        ; 1.836      ; 2.800      ;
; 0.899 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.019      ;
; 0.956 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.076      ;
; 0.982 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.102      ;
; 1.202 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.322      ;
; 1.205 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.043      ; 1.332      ;
; 1.247 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.367      ;
; 1.371 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.491      ;
; 1.413 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.533      ;
; 1.436 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.556      ;
; 1.450 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.570      ;
; 1.493 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.613      ;
; 1.506 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.626      ;
; 1.557 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.043      ; 1.684      ;
; 1.640 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.043      ; 1.767      ;
; 1.678 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.798      ;
; 1.691 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.811      ;
; 1.705 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.029      ; 1.818      ;
; 1.738 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.029      ; 1.851      ;
; 1.746 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.042      ; 1.872      ;
; 1.751 ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.871      ;
; 1.771 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.029      ; 1.884      ;
; 1.773 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.893      ;
; 1.779 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.042      ; 1.905      ;
; 1.788 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.908      ;
; 1.788 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.908      ;
; 1.802 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.029      ; 1.915      ;
; 1.802 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 1.922      ;
; 1.837 ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.042      ; 1.963      ;
; 1.851 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.043      ; 1.978      ;
; 1.911 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.029      ; 2.024      ;
; 1.913 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[1]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 2.033      ;
; 1.919 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.042      ; 2.045      ;
; 1.928 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 2.048      ;
; 1.966 ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 2.086      ;
; 1.997 ; timeAndDateClock:inst|day_count[2]               ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.042      ; 2.123      ;
; 2.012 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|day_count[5]~_emulated     ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.043      ; 2.139      ;
; 2.026 ; timeAndDateClock:inst|day_count[4]~_emulated     ; timeAndDateClock:inst|day_count[3]               ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.036      ; 2.146      ;
; 2.572 ; timeAndDateClock:inst|day_count[0]~_emulated     ; timeAndDateClock:inst|mon_carry                  ; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry ; 0.000        ; 0.049      ; 2.705      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|year_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.416 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.537      ;
; 0.448 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.576      ;
; 0.467 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.781      ;
; 0.467 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.595      ;
; 0.475 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.789      ;
; 0.479 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.600      ;
; 0.481 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.795      ;
; 0.482 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.610      ;
; 0.484 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.612      ;
; 0.486 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.614      ;
; 0.510 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.824      ;
; 0.513 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.641      ;
; 0.519 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.833      ;
; 0.524 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.838      ;
; 0.534 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.655      ;
; 0.540 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.668      ;
; 0.541 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.858      ;
; 0.546 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.860      ;
; 0.556 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.870      ;
; 0.560 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.874      ;
; 0.571 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.699      ;
; 0.588 ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.716      ;
; 0.588 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.902      ;
; 0.594 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.722      ;
; 0.596 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.724      ;
; 0.598 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.727      ;
; 0.602 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.723      ;
; 0.622 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.750      ;
; 0.625 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.939      ;
; 0.627 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.941      ;
; 0.630 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.944      ;
; 0.644 ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 0.958      ;
; 0.650 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.771      ;
; 0.653 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.774      ;
; 0.654 ; timeAndDateClock:inst|year_count[0]~_emulated ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.775      ;
; 0.690 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.811      ;
; 0.691 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[1]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.812      ;
; 0.692 ; timeAndDateClock:inst|year_count[2]           ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.037      ; 0.813      ;
; 0.696 ; timeAndDateClock:inst|year_count[3]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.230      ; 1.010      ;
; 0.705 ; timeAndDateClock:inst|year_count[7]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.833      ;
; 0.707 ; timeAndDateClock:inst|year_count[4]~_emulated ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.835      ;
; 0.748 ; timeAndDateClock:inst|year_count[6]           ; timeAndDateClock:inst|year_count[5]           ; timeAndDateClock:inst|year_carry ; timeAndDateClock:inst|year_carry ; 0.000        ; 0.044      ; 0.876      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|mon_carry'                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.421 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.542      ;
; 0.554 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.675      ;
; 0.581 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.702      ;
; 0.624 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.745      ;
; 0.718 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.839      ;
; 0.728 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.849      ;
; 0.744 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.864      ;
; 0.746 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.867      ;
; 0.750 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.870      ;
; 0.759 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.880      ;
; 0.765 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.886      ;
; 0.774 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.035      ; 0.893      ;
; 0.803 ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.923      ;
; 0.814 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[3]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 0.935      ;
; 0.819 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.035      ; 0.938      ;
; 0.820 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.940      ;
; 0.825 ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.035      ; 0.944      ;
; 0.826 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.036      ; 0.946      ;
; 0.887 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.035      ; 1.006      ;
; 0.932 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|year_carry             ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 1.053      ;
; 0.936 ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 1.057      ;
; 0.939 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[1]~_emulated ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.038      ; 1.061      ;
; 0.973 ; timeAndDateClock:inst|mon_count[2]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.038      ; 1.095      ;
; 0.975 ; timeAndDateClock:inst|mon_count[0]~_emulated ; timeAndDateClock:inst|mon_count[4]           ; timeAndDateClock:inst|mon_carry ; timeAndDateClock:inst|mon_carry ; 0.000        ; 0.037      ; 1.096      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timeAndDateClock:inst|hour_carry'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.503 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.623      ;
; 0.516 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.635      ;
; 0.541 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.660      ;
; 0.579 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.699      ;
; 0.581 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.701      ;
; 0.599 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.718      ;
; 0.600 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.719      ;
; 0.617 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.736      ;
; 0.640 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.759      ;
; 0.644 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.763      ;
; 0.664 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.784      ;
; 0.667 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.786      ;
; 0.679 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.799      ;
; 0.681 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.800      ;
; 0.729 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.849      ;
; 0.730 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.849      ;
; 0.735 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.854      ;
; 0.738 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.857      ;
; 0.754 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.873      ;
; 0.811 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.931      ;
; 0.822 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.941      ;
; 0.824 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.943      ;
; 0.836 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.956      ;
; 0.843 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.963      ;
; 0.844 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.964      ;
; 0.853 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 0.973      ;
; 0.871 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 0.990      ;
; 0.883 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.003      ;
; 0.894 ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 1.013      ;
; 0.898 ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.018      ;
; 0.915 ; timeAndDateClock:inst|hour_count[1]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.035      ;
; 0.921 ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.041      ;
; 0.943 ; timeAndDateClock:inst|hour_count[0]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 1.062      ;
; 0.943 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[4]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.063      ;
; 0.945 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|day_carry               ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.035      ; 1.064      ;
; 0.989 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[2]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.109      ;
; 0.990 ; timeAndDateClock:inst|hour_count[5]~_emulated ; timeAndDateClock:inst|hour_count[3]           ; timeAndDateClock:inst|hour_carry ; timeAndDateClock:inst|hour_carry ; 0.000        ; 0.036      ; 1.110      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -5.086   ; 0.165 ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  clkGen_verilog:inst10|clk_enable                  ; -1.443   ; 0.179 ; N/A      ; N/A     ; -1.000              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; -5.086   ; 0.165 ; N/A      ; N/A     ; 49.742              ;
;  timeAndDateClock:inst|day_carry                   ; -4.603   ; 0.357 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|hour_carry                  ; -1.624   ; 0.503 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|min_carry                   ; -1.038   ; 0.333 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|mon_carry                   ; -1.388   ; 0.421 ; N/A      ; N/A     ; -1.000              ;
;  timeAndDateClock:inst|year_carry                  ; -1.001   ; 0.416 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                    ; -317.804 ; 0.0   ; 0.0      ; 0.0     ; -89.0               ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clkGen_verilog:inst10|clk_enable                  ; -39.557  ; 0.000 ; N/A      ; N/A     ; -50.000             ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; -217.508 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  timeAndDateClock:inst|day_carry                   ; -32.420  ; 0.000 ; N/A      ; N/A     ; -10.000             ;
;  timeAndDateClock:inst|hour_carry                  ; -8.484   ; 0.000 ; N/A      ; N/A     ; -7.000              ;
;  timeAndDateClock:inst|min_carry                   ; -6.458   ; 0.000 ; N/A      ; N/A     ; -8.000              ;
;  timeAndDateClock:inst|mon_carry                   ; -7.008   ; 0.000 ; N/A      ; N/A     ; -6.000              ;
;  timeAndDateClock:inst|year_carry                  ; -6.369   ; 0.000 ; N/A      ; N/A     ; -8.000              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_RS_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Enable_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LCD_Data_IO[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_Data_IO[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_RS_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Enable_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LCD_Data_IO[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_Data_IO[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; 49       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 9        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 6        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 7        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 5        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 8        ; 0        ; 0        ; 0        ;
; clkGen_verilog:inst10|clk_enable                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 446      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3117     ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry                   ; 20       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; 323      ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; 66       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; 42       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; 52       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; 74       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; 49       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 9        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 6        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 7        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; clkGen_verilog:inst10|clk_enable                  ; 5        ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; clkGen_verilog:inst10|clk_enable                  ; 8        ; 0        ; 0        ; 0        ;
; clkGen_verilog:inst10|clk_enable                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 446      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 3117     ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; timeAndDateClock:inst|day_carry                   ; 20       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; 323      ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; 66       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; 42       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; 52       ; 0        ; 0        ; 0        ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; 74       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 413   ; 413  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; clkGen_verilog:inst10|clk_enable                  ; clkGen_verilog:inst10|clk_enable                  ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; timeAndDateClock:inst|day_carry                   ; timeAndDateClock:inst|day_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|hour_carry                  ; timeAndDateClock:inst|hour_carry                  ; Base      ; Constrained ;
; timeAndDateClock:inst|min_carry                   ; timeAndDateClock:inst|min_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|mon_carry                   ; timeAndDateClock:inst|mon_carry                   ; Base      ; Constrained ;
; timeAndDateClock:inst|year_carry                  ; timeAndDateClock:inst|year_carry                  ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; LCD_Data_IO[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Enable_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; LCD_Data_IO[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Data_IO[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_Enable_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jun 04 18:49:19 2020
Info: Command: quartus_sta ClockWork -c ClockWork
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ClockWork.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkGen_verilog:inst10|clk_enable clkGen_verilog:inst10|clk_enable
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|mon_carry timeAndDateClock:inst|mon_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|day_carry timeAndDateClock:inst|day_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|hour_carry timeAndDateClock:inst|hour_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|min_carry timeAndDateClock:inst|min_carry
    Info (332105): create_clock -period 1.000 -name timeAndDateClock:inst|year_carry timeAndDateClock:inst|year_carry
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.086            -217.508 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.603             -32.420 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.624              -8.484 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.443             -39.557 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.388              -7.008 timeAndDateClock:inst|mon_carry 
    Info (332119):    -1.038              -6.458 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.001              -6.369 timeAndDateClock:inst|year_carry 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.630               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.683               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.792               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.793               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.934               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    49.742               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.372            -183.967 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.025             -28.188 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.356              -6.934 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.230             -31.331 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.146              -5.680 timeAndDateClock:inst|mon_carry 
    Info (332119):    -0.841              -5.031 timeAndDateClock:inst|min_carry 
    Info (332119):    -0.796              -4.907 timeAndDateClock:inst|year_carry 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.299               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.571               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.616               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.710               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.717               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.845               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.818               0.000 CLOCK_50 
    Info (332119):    49.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.635            -104.576 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.353             -15.392 timeAndDateClock:inst|day_carry 
    Info (332119):    -0.458              -1.768 timeAndDateClock:inst|hour_carry 
    Info (332119):    -0.399              -4.264 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -0.344              -1.396 timeAndDateClock:inst|mon_carry 
    Info (332119):    -0.125              -0.305 timeAndDateClock:inst|year_carry 
    Info (332119):    -0.124              -0.439 timeAndDateClock:inst|min_carry 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):     0.333               0.000 timeAndDateClock:inst|min_carry 
    Info (332119):     0.357               0.000 timeAndDateClock:inst|day_carry 
    Info (332119):     0.416               0.000 timeAndDateClock:inst|year_carry 
    Info (332119):     0.421               0.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     0.503               0.000 timeAndDateClock:inst|hour_carry 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -50.000 clkGen_verilog:inst10|clk_enable 
    Info (332119):    -1.000             -10.000 timeAndDateClock:inst|day_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|min_carry 
    Info (332119):    -1.000              -8.000 timeAndDateClock:inst|year_carry 
    Info (332119):    -1.000              -7.000 timeAndDateClock:inst|hour_carry 
    Info (332119):    -1.000              -6.000 timeAndDateClock:inst|mon_carry 
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):    49.752               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Thu Jun 04 18:49:23 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


