// Seed: 2672794944
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  always @(posedge id_2 or !1'b0) begin
    id_1 = (1'h0);
  end
  logic id_4;
  logic id_5;
endmodule
