<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › proc-mn2ws0050 › include › proc › dmactl-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dmactl-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN2WS0050 on-board DMA controller registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_PROC_DMACTL_REGS_H</span>
<span class="cp">#define _ASM_PROC_DMACTL_REGS_H</span>

<span class="cp">#include &lt;asm/cpu-regs.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/* DMA registers */</span>
<span class="cp">#define	DMxCTR(N)		__SYSREG(0xd4005000+(N*0x100), u32)	</span><span class="cm">/* control reg */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG		0x0000001f	</span><span class="cm">/* transfer request source */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SOFT		0x00000000	</span><span class="cm">/* - software source */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC0TX		0x00000002	</span><span class="cm">/* - serial port 0 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC0RX		0x00000003	</span><span class="cm">/* - serial port 0 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC1TX		0x00000004	</span><span class="cm">/* - serial port 1 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC1RX		0x00000005	</span><span class="cm">/* - serial port 1 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC2TX		0x00000006	</span><span class="cm">/* - serial port 2 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC2RX		0x00000007	</span><span class="cm">/* - serial port 2 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TM0UFLOW	0x00000008	</span><span class="cm">/* - timer 0 underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TM1UFLOW	0x00000009	</span><span class="cm">/* - timer 1 underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TM2UFLOW	0x0000000a	</span><span class="cm">/* - timer 2 underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TM3UFLOW	0x0000000b	</span><span class="cm">/* - timer 3 underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TM6ACMPCAP	0x0000000c	</span><span class="cm">/* - timer 6A compare/capture */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_RYBY		0x0000000d	</span><span class="cm">/* - NAND Flash RY/BY request source */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_RMC		0x0000000e	</span><span class="cm">/* - remote controller output */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_XIRQ12	0x00000011	</span><span class="cm">/* - XIRQ12 pin interrupt source */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_XIRQ13	0x00000012	</span><span class="cm">/* - XIRQ13 pin interrupt source */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TCK		0x00000014	</span><span class="cm">/* - tick timer underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC4TX		0x00000019	</span><span class="cm">/* - serial port4 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC4RX		0x0000001a	</span><span class="cm">/* - serial port4 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC5TX		0x0000001b	</span><span class="cm">/* - serial port5 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC5RX		0x0000001c	</span><span class="cm">/* - serial port5 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC6TX		0x0000001d	</span><span class="cm">/* - serial port6 transmission */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_SC6RX		0x0000001e	</span><span class="cm">/* - serial port6 reception */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_BG_TMSUFLOW	0x0000001f	</span><span class="cm">/* - timestamp timer underflow */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_SAM		0x00000060	</span><span class="cm">/* DMA transfer src addr mode */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_SAM_INCR		0x00000000	</span><span class="cm">/* - increment */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_SAM_DECR		0x00000020	</span><span class="cm">/* - decrement */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_SAM_FIXED	0x00000040	</span><span class="cm">/* - fixed */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_DAM		0x00000300	</span><span class="cm">/* DMA transfer dest addr mode */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_DAM_INCR		0x00000000	</span><span class="cm">/* - increment */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_DAM_DECR		0x00000100	</span><span class="cm">/* - decrement */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_DAM_FIXED	0x00000200	</span><span class="cm">/* - fixed */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_UT		0x00006000	</span><span class="cm">/* DMA transfer unit */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_UT_1		0x00000000	</span><span class="cm">/* - 1 byte */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_UT_2		0x00002000	</span><span class="cm">/* - 2 byte */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_UT_4		0x00004000	</span><span class="cm">/* - 4 byte */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_UT_16		0x00006000	</span><span class="cm">/* - 16 byte */</span><span class="cp"></span>
<span class="cp">#define DMxCTR_RRE		0x00008000	</span><span class="cm">/* DMA round robin enable */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_TEN		0x00010000	</span><span class="cm">/* DMA channel transfer enable */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQM		0x00060000	</span><span class="cm">/* external request input source mode */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQM_FALLEDGE	0x00000000	</span><span class="cm">/* - falling edge */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQM_RISEEDGE	0x00020000	</span><span class="cm">/* - rising edge */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQM_LOLEVEL	0x00040000	</span><span class="cm">/* - low level */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQM_HILEVEL	0x00060000	</span><span class="cm">/* - high level */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_RQF		0x01000000	</span><span class="cm">/* DMA transfer request flag */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_PERR		0x40000000	</span><span class="cm">/* DMA transfer parameter error flag */</span><span class="cp"></span>
<span class="cp">#define	DMxCTR_XEND		0x80000000	</span><span class="cm">/* DMA transfer end flag */</span><span class="cp"></span>

<span class="cp">#define	DMxSRC(N)		__SYSREG(0xd4005004+(N*0x100), u32)	</span><span class="cm">/* control reg */</span><span class="cp"></span>

<span class="cp">#define	DMxDST(N)		__SYSREG(0xd4005008+(N*0x100), u32)	</span><span class="cm">/* source addr reg */</span><span class="cp"></span>

<span class="cp">#define	DMxSIZ(N)		__SYSREG(0xd400500c+(N*0x100), u32)	</span><span class="cm">/* dest addr reg */</span><span class="cp"></span>
<span class="cp">#define DMxSIZ_CT		0x000fffff	</span><span class="cm">/* number of bytes to transfer */</span><span class="cp"></span>

<span class="cp">#define	DMxCYC(N)		__SYSREG(0xd4005010+(N*0x100), u32)	</span><span class="cm">/* intermittent size reg */</span><span class="cp"></span>
<span class="cp">#define DMxCYC_CYC		0x000000ff	</span><span class="cm">/* number of interrmittent transfers -1 */</span><span class="cp"></span>

<span class="cp">#define DM0IRQ			16		</span><span class="cm">/* DMA channel 0 complete IRQ */</span><span class="cp"></span>
<span class="cp">#define DM1IRQ			17		</span><span class="cm">/* DMA channel 1 complete IRQ */</span><span class="cp"></span>
<span class="cp">#define DM2IRQ			18		</span><span class="cm">/* DMA channel 2 complete IRQ */</span><span class="cp"></span>
<span class="cp">#define DM3IRQ			19		</span><span class="cm">/* DMA channel 3 complete IRQ */</span><span class="cp"></span>

<span class="cp">#define	DM0ICR			GxICR(DM0IRQ)	</span><span class="cm">/* DMA channel 0 complete intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	DM1ICR			GxICR(DM0IR1)	</span><span class="cm">/* DMA channel 1 complete intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	DM2ICR			GxICR(DM0IR2)	</span><span class="cm">/* DMA channel 2 complete intr ctrl reg */</span><span class="cp"></span>
<span class="cp">#define	DM3ICR			GxICR(DM0IR3)	</span><span class="cm">/* DMA channel 3 complete intr ctrl reg */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">struct</span> <span class="n">mn10300_dmactl_regs</span> <span class="p">{</span>
	<span class="n">u32</span>		<span class="n">ctr</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">void</span>	<span class="o">*</span><span class="n">src</span><span class="p">;</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">dst</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">siz</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">cyc</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mh">0x100</span><span class="p">)));</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_PROC_DMACTL_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
