#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Aug 23 08:42:21 2023
# Process ID: 7752
# Log file: D:/IC lab/decoder_2_4/planAhead_run_1/planAhead.log
# Journal file: D:/IC lab/decoder_2_4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/IC lab/decoder_2_4/pa.fromHdl.tcl}
# create_project -name decoder_2_4 -dir "D:/IC lab/decoder_2_4/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "decoder_2_4.ucf" [current_fileset -constrset]
Adding file 'D:/IC lab/decoder_2_4/decoder_2_4.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {decoder_2_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top decoder_2_4 $srcset
# add_files [list {decoder_2_4.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/IC lab/decoder_2_4/decoder_2_4.v" into library work
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/IC lab/decoder_2_4/decoder_2_4.ucf]
Finished Parsing UCF File [D:/IC lab/decoder_2_4/decoder_2_4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e13ea0d9
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 560.059 ; gain = 134.094
update_compile_order -fileset sim_1
startgroup
set_property package_pin L14 [get_ports {w[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {w[0]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {y[3]}]
endgroup
save_constraints
write_ucf {D:/IC lab/decoder_2_4/planAhead_run_1/elab_constrs_1.ucf} -mode port
