library ieee;
use ieee.std_logic_1164.all;

entity decoderTB is
end entity decoderTB;

architecture tb_arch of decoderTB is
    -- Component Declaration for the Unit Under Test (UUT)
    component decoder_3to8
        port(
            A : in std_logic_vector(2 downto 0);
            Y : out std_logic_vector(7 downto 0)
        );
    end component;

    -- Testbench Signals
    signal A_tb : std_logic_vector(2 downto 0);
    signal Y_tb : std_logic_vector(7 downto 0);

begin
    -- Instantiate the Unit Under Test (UUT)
    UUT: decoder port map (
        A => A_tb,
        Y => Y_tb
    );

    -- Stimulus process
    stimulus: process
    begin
        -- Test case 1
        A_tb <= "000";
        wait for 10 ns;

        -- Test case 2
        A_tb <= "001";
        wait for 10 ns;

        -- Test case 3
        A_tb <= "010";
        wait for 10 ns;

        -- Test case 4
        A_tb <= "011";
        wait for 10 ns;

        -- Test case 5
        A_tb <= "100";
        wait for 10 ns;

        -- Test case 6
        A_tb <= "101";
        wait for 10 ns;

        -- Test case 7
        A_tb <= "110";
        wait for 10 ns;

        -- Test case 8
        A_tb <= "111";
        wait for 10 ns;

        wait;
    end process stimulus;

end architecture tb_arch;

