Analysis & Synthesis report for DE1_SOC_D8M_RTL
Tue Dec 11 13:53:09 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pr|ps
 12. State Machine - |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pl|ps
 13. State Machine - |DE1_SOC_D8M_RTL|keyboard_press_driver:key1|count
 14. State Machine - |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 15. State Machine - |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 23. Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 25. Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 26. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 27. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 50. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 51. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 52. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 53. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 54. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SOC_D8M_RTL
 55. Parameter Settings for User Entity Instance: part2:music|clock_generator:my_clock_gen
 56. Parameter Settings for User Entity Instance: part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 57. Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg
 58. Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 59. Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 60. Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 61. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec
 62. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 63. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 64. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 65. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 66. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 67. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 68. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 69. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 70. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 71. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 72. Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 73. Parameter Settings for User Entity Instance: keyboard_press_driver:key1
 74. Parameter Settings for User Entity Instance: game_of_cart:c1|cart:pl
 75. Parameter Settings for User Entity Instance: game_of_cart:c1|cart:pr
 76. Parameter Settings for User Entity Instance: game_of_cart:c1|generator:bar7
 77. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar6
 78. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar5
 79. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar4
 80. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar3
 81. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar2
 82. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar1
 83. Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar0
 84. Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscr
 85. Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscm
 86. Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscl
 87. Parameter Settings for User Entity Instance: Snake:c2
 88. Parameter Settings for User Entity Instance: Filter:filter
 89. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 90. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 91. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 92. Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component
 93. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 94. Parameter Settings for User Entity Instance: Sdram_Control:u7
 95. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 96. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 97. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 98. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
100. Parameter Settings for User Entity Instance: RAW2RGB_J:u4
101. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
105. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
106. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
107. Parameter Settings for User Entity Instance: VGA_Controller:u1
108. altpll Parameter Settings by Entity Instance
109. scfifo Parameter Settings by Entity Instance
110. dcfifo Parameter Settings by Entity Instance
111. altsyncram Parameter Settings by Entity Instance
112. Port Connectivity Checks: "VGA_Controller:u1"
113. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
114. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
115. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
116. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
117. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
118. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
119. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
120. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
121. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
122. Port Connectivity Checks: "FOCUS_ADJ:adl"
123. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
124. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
125. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
126. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
127. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
128. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
129. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
130. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
131. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
132. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
133. Port Connectivity Checks: "Sdram_Control:u7"
134. Port Connectivity Checks: "sdram_pll:u6"
135. Port Connectivity Checks: "VIDEO_PLL:pll_ref1"
136. Port Connectivity Checks: "pll_test:pll_ref"
137. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
138. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
139. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
140. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
141. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
142. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
143. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
144. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
145. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
146. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
147. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
148. Port Connectivity Checks: "led_matrix_driver:playerr"
149. Port Connectivity Checks: "Snake:c2|clock_divider:cdiv"
150. Port Connectivity Checks: "game_of_cart:c1|counter:pscl"
151. Port Connectivity Checks: "game_of_cart:c1|gamelogic:gr"
152. Port Connectivity Checks: "game_of_cart:c1|levelDisplay:lv|seg7:display"
153. Port Connectivity Checks: "game_of_cart:c1|random_generator:lfsr"
154. Port Connectivity Checks: "game_of_cart:c1"
155. Port Connectivity Checks: "keyboard_press_driver:key1"
156. Port Connectivity Checks: "clock_divider:cdiv"
157. Port Connectivity Checks: "part2:music|audio_codec:codec"
158. Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
159. Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
160. Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
161. Port Connectivity Checks: "part2:music|shiftreg:r"
162. Post-Synthesis Netlist Statistics for Top Partition
163. Elapsed Time Per Partition
164. Analysis & Synthesis Messages
165. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 11 13:53:09 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name           ; DE1_SOC_D8M_RTL                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3600                                        ;
; Total pins                      ; 226                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 97,280                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 4                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_RTL    ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library   ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+
; KeyboardFiles/keyboard_press_driver.v    ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_press_driver.v    ;           ;
; KeyboardFiles/keyboard_inner_driver.v    ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_inner_driver.v    ;           ;
; Snake/userInput.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/userInput.sv                       ;           ;
; Snake/Snake.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv                           ;           ;
; Snake/position.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/position.sv                        ;           ;
; Snake/movement.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/movement.sv                        ;           ;
; Snake/matrix_single.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/matrix_single.sv                   ;           ;
; Snake/matrix_center.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/matrix_center.sv                   ;           ;
; Snake/generate_score.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/generate_score.sv                  ;           ;
; Snake/detection.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/detection.sv                       ;           ;
; gameofcart/shifter.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/shifter.sv                    ;           ;
; gameofcart/seg7.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/seg7.sv                       ;           ;
; gameofcart/random_generator.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/random_generator.sv           ;           ;
; gameofcart/levelDisplay.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelDisplay.sv               ;           ;
; gameofcart/led_matrix_driver.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/led_matrix_driver.sv          ;           ;
; gameofcart/generator.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/generator.sv                  ;           ;
; gameofcart/gamelogic.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/gamelogic.sv                  ;           ;
; gameofcart/game_of_cart.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv               ;           ;
; gameofcart/counter.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/counter.sv                    ;           ;
; gameofcart/cart.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/cart.sv                       ;           ;
; gameofcart/bomb.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/bomb.sv                       ;           ;
; music/shiftreg.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/shiftreg.sv                        ;           ;
; music/part2.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv                           ;           ;
; music/clock_generator.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v                  ;           ;
; music/audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_codec.v                      ;           ;
; music/audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_and_video_config.v           ;           ;
; music/Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_SYNC_FIFO.v              ;           ;
; music/Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Slow_Clock_Generator.v   ;           ;
; music/Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C_AV_Auto_Initialize.v ;           ;
; music/Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C.v                    ;           ;
; music/Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Clock_Edge.v             ;           ;
; music/Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_Out_Serializer.v   ;           ;
; music/Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_In_Deserializer.v  ;           ;
; music/Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_Bit_Counter.v      ;           ;
; DE1_SOC_D8M_RTL.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v                        ;           ;
; V/CLOCK_DELAY.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v                          ;           ;
; V_D8M/VGA_RD_COUNTER.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/VGA_RD_COUNTER.v                   ;           ;
; V/I2C_WRITE_WDATA.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_WDATA.v                      ;           ;
; V/I2C_WRITE_PTR.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v                        ;           ;
; V/I2C_RESET_DELAY.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_RESET_DELAY.v                      ;           ;
; V/I2C_READ_DATA.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v                        ;           ;
; V/pll_test.v                             ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/pll_test.v                             ;           ;
; V/RESET_DELAY.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/RESET_DELAY.v                          ;           ;
; V/CLOCKMEM.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCKMEM.v                             ;           ;
; V/sdram_pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/sdram_pll.v                            ; sdram_pll ;
; VGA_Controller/VGA_Param.h               ; yes             ; User File                    ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Param.h               ;           ;
; VGA_Controller/VGA_Controller.v          ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v          ;           ;
; V_D8M/RAW2RGB_J.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v                        ;           ;
; V_D8M/RAW_RGB_BIN.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW_RGB_BIN.v                      ;           ;
; V_D8M/MIPI_CAMERA_CONFIG.v               ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v               ;           ;
; V_D8M/MIPI_BRIDGE_CONFIG.v               ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v               ;           ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v        ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v        ;           ;
; V_D8M/Line_Buffer_J.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v                    ;           ;
; V_D8M/int_line.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/int_line.v                         ;           ;
; V_Auto/VCM_I2C.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v                         ;           ;
; V_Auto/VCM_CTRL_P.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_CTRL_P.v                      ;           ;
; V_Auto/MODIFY_SYNC.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/MODIFY_SYNC.v                     ;           ;
; V_Auto/LCD_COUNTER.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v                     ;           ;
; V_Auto/I2C_DELAY.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/I2C_DELAY.v                       ;           ;
; V_Auto/FOCUS_ADJ.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v                       ;           ;
; V_Auto/F_VCM.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v                           ;           ;
; V_Auto/AUTO_SYNC_MODIFY.v                ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_SYNC_MODIFY.v                ;           ;
; V_Auto/AUTO_FOCUS_ON.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_FOCUS_ON.v                   ;           ;
; V_Sdram_Control/Sdram_WR_FIFO.v          ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_WR_FIFO.v          ;           ;
; V_Sdram_Control/Sdram_RD_FIFO.v          ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_RD_FIFO.v          ;           ;
; V_Sdram_Control/Sdram_Params.h           ; yes             ; User File                    ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Params.h           ;           ;
; V_Sdram_Control/Sdram_Control.v          ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v          ;           ;
; V_Sdram_Control/sdr_data_path.v          ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/sdr_data_path.v          ;           ;
; V_Sdram_Control/control_interface.v      ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/control_interface.v      ;           ;
; V_Sdram_Control/command.v                ; yes             ; User Verilog HDL File        ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/command.v                ;           ;
; V/VIDEO_PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/VIDEO_PLL.v                            ;           ;
; Filter.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Filter.sv                                ;           ;
; altpll.tdf                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                        ;           ;
; aglobal170.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                    ;           ;
; stratix_pll.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;           ;
; stratixii_pll.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;           ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;           ;
; db/altpll_1uu1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altpll_1uu1.tdf                       ;           ;
; scfifo.tdf                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                        ;           ;
; a_regfifo.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                     ;           ;
; a_dpfifo.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                      ;           ;
; a_i2fifo.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                      ;           ;
; a_fffifo.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                      ;           ;
; a_f2fifo.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                      ;           ;
; db/scfifo_8ba1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/scfifo_8ba1.tdf                       ;           ;
; db/a_dpfifo_r2a1.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf                     ;           ;
; db/altsyncram_p3i1.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf                   ;           ;
; db/cmpr_6l8.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_6l8.tdf                          ;           ;
; db/cntr_h2b.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_h2b.tdf                          ;           ;
; db/cntr_u27.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_u27.tdf                          ;           ;
; db/cntr_i2b.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_i2b.tdf                          ;           ;
; db/pll_test_altpll.v                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/pll_test_altpll.v                     ;           ;
; db/video_pll_altpll.v                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/video_pll_altpll.v                    ;           ;
; db/sdram_pll_altpll.v                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/sdram_pll_altpll.v                    ;           ;
; dcfifo.tdf                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                        ;           ;
; lpm_counter.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;           ;
; lpm_add_sub.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;           ;
; altdpram.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                      ;           ;
; a_graycounter.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                 ;           ;
; a_fefifo.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                      ;           ;
; a_gray2bin.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                    ;           ;
; dffpipe.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                       ;           ;
; alt_sync_fifo.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                 ;           ;
; lpm_compare.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;           ;
; altsyncram_fifo.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                               ;           ;
; db/dcfifo_kkp1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf                       ;           ;
; db/a_gray2bin_pab.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_gray2bin_pab.tdf                    ;           ;
; db/a_graycounter_ov6.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_graycounter_ov6.tdf                 ;           ;
; db/a_graycounter_kdc.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_graycounter_kdc.tdf                 ;           ;
; db/altsyncram_f1b1.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf                   ;           ;
; db/dffpipe_pe9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_pe9.tdf                       ;           ;
; db/alt_synch_pipe_fpl.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_fpl.tdf                ;           ;
; db/dffpipe_0f9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_0f9.tdf                       ;           ;
; db/alt_synch_pipe_gpl.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_gpl.tdf                ;           ;
; db/dffpipe_1f9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_1f9.tdf                       ;           ;
; db/cmpr_uu5.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_uu5.tdf                          ;           ;
; db/cmpr_tu5.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_tu5.tdf                          ;           ;
; db/mux_5r7.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/mux_5r7.tdf                           ;           ;
; db/dcfifo_7lp1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_7lp1.tdf                       ;           ;
; db/alt_synch_pipe_hpl.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_hpl.tdf                ;           ;
; db/dffpipe_2f9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_2f9.tdf                       ;           ;
; db/alt_synch_pipe_ipl.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_ipl.tdf                ;           ;
; db/dffpipe_3f9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_3f9.tdf                       ;           ;
; altsyncram.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;           ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;           ;
; lpm_mux.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;           ;
; lpm_decode.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;           ;
; a_rdenreg.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;           ;
; altrom.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                        ;           ;
; altram.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                        ;           ;
; db/altsyncram_6lq1.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_6lq1.tdf                   ;           ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3784                                           ;
;                                             ;                                                ;
; Combinational ALUT usage for logic          ; 5959                                           ;
;     -- 7 input functions                    ; 53                                             ;
;     -- 6 input functions                    ; 1396                                           ;
;     -- 5 input functions                    ; 972                                            ;
;     -- 4 input functions                    ; 956                                            ;
;     -- <=3 input functions                  ; 2582                                           ;
;                                             ;                                                ;
; Dedicated logic registers                   ; 3600                                           ;
;                                             ;                                                ;
; I/O pins                                    ; 226                                            ;
; Total MLAB memory bits                      ; 0                                              ;
; Total block memory bits                     ; 97280                                          ;
;                                             ;                                                ;
; Total DSP Blocks                            ; 2                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 5                                              ;
;     -- PLLs                                 ; 5                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; Snake:c2|clock_divider:cdiv|divided_clocks[10] ;
; Maximum fan-out                             ; 824                                            ;
; Total fan-out                               ; 38417                                          ;
; Average fan-out                             ; 3.76                                           ;
+---------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                          ; Entity Name                      ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |DE1_SOC_D8M_RTL                                                 ; 5959 (107)          ; 3600 (3)                  ; 97280             ; 2          ; 226  ; 0            ; |DE1_SOC_D8M_RTL                                                                                                                                                                                                                             ; DE1_SOC_D8M_RTL                  ; work         ;
;    |AUTO_FOCUS_ON:vd|                                            ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                                                                                            ; AUTO_FOCUS_ON                    ; work         ;
;    |CLOCK_DELAY:del1|                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|CLOCK_DELAY:del1                                                                                                                                                                                                            ; CLOCK_DELAY                      ; work         ;
;    |FOCUS_ADJ:adl|                                               ; 857 (17)            ; 585 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                               ; FOCUS_ADJ                        ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                      ; 65 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                           ; AUTO_SYNC_MODIFY                 ; work         ;
;          |MODIFY_SYNC:hs|                                        ; 32 (32)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                            ; MODIFY_SYNC                      ; work         ;
;          |MODIFY_SYNC:vs|                                        ; 33 (33)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                            ; MODIFY_SYNC                      ; work         ;
;       |I2C_DELAY:i2c|                                            ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                 ; I2C_DELAY                        ; work         ;
;       |LCD_COUNTER:cv1|                                          ; 175 (175)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                               ; LCD_COUNTER                      ; work         ;
;       |VCM_CTRL_P:pp|                                            ; 191 (88)            ; 157 (132)                 ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                 ; VCM_CTRL_P                       ; work         ;
;          |F_VCM:f|                                               ; 103 (103)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                         ; F_VCM                            ; work         ;
;       |VCM_I2C:i2c2|                                             ; 371 (148)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                  ; VCM_I2C                          ; work         ;
;          |CLOCKMEM:c1|                                           ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                      ; CLOCKMEM                         ; work         ;
;          |I2C_READ_DATA:rd|                                      ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                 ; I2C_READ_DATA                    ; work         ;
;          |I2C_WRITE_PTR:wpt|                                     ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                ; I2C_WRITE_PTR                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                   ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                              ; I2C_WRITE_WDATA                  ; work         ;
;    |Filter:filter|                                               ; 79 (79)             ; 103 (103)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Filter:filter                                                                                                                                                                                                               ; Filter                           ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                              ; 1325 (1)            ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                              ; MIPI_BRIDGE_CAMERA_Config        ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                  ; 384 (195)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                      ; MIPI_BRIDGE_CONFIG               ; work         ;
;          |CLOCKMEM:c1|                                           ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                          ; CLOCKMEM                         ; work         ;
;          |I2C_READ_DATA:rd|                                      ; 65 (65)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                     ; I2C_READ_DATA                    ; work         ;
;          |I2C_WRITE_PTR:wpt|                                     ; 66 (66)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                    ; I2C_WRITE_PTR                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                   ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                  ; I2C_WRITE_WDATA                  ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                 ; 940 (753)           ; 237 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                     ; MIPI_CAMERA_CONFIG               ; work         ;
;          |CLOCKMEM:c1|                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                         ; CLOCKMEM                         ; work         ;
;          |I2C_READ_DATA:rd|                                      ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                    ; I2C_READ_DATA                    ; work         ;
;          |I2C_WRITE_PTR:wpt|                                     ; 68 (68)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                   ; I2C_WRITE_PTR                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                   ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                 ; I2C_WRITE_WDATA                  ; work         ;
;    |RAW2RGB_J:u4|                                                ; 82 (4)              ; 61 (1)                    ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4                                                                                                                                                                                                                ; RAW2RGB_J                        ; work         ;
;       |Line_Buffer_J:u0|                                         ; 29 (29)             ; 3 (3)                     ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                               ; Line_Buffer_J                    ; work         ;
;          |int_line:d1|                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                   ; int_line                         ; work         ;
;             |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_6lq1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                    ; altsyncram_6lq1                  ; work         ;
;          |int_line:d2|                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                   ; int_line                         ; work         ;
;             |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_6lq1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                    ; altsyncram_6lq1                  ; work         ;
;          |int_line:d3|                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                   ; int_line                         ; work         ;
;             |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_6lq1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                    ; altsyncram_6lq1                  ; work         ;
;       |RAW_RGB_BIN:bin|                                          ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                ; RAW_RGB_BIN                      ; work         ;
;       |VGA_RD_COUNTER:tr|                                        ; 12 (12)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr                                                                                                                                                                                              ; VGA_RD_COUNTER                   ; work         ;
;    |RESET_DELAY:u2|                                              ; 52 (52)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RESET_DELAY:u2                                                                                                                                                                                                              ; RESET_DELAY                      ; work         ;
;    |Sdram_Control:u7|                                            ; 418 (98)            ; 748 (100)                 ; 26624             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7                                                                                                                                                                                                            ; Sdram_Control                    ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                               ; 99 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                 ; Sdram_RD_FIFO                    ; work         ;
;          |dcfifo:dcfifo_component|                               ; 99 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                         ; dcfifo                           ; work         ;
;             |dcfifo_7lp1:auto_generated|                         ; 99 (15)             ; 272 (48)                  ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                              ; dcfifo_7lp1                      ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                              ; a_gray2bin_pab                   ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                              ; a_gray2bin_pab                   ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                     ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                  ; a_graycounter_kdc                ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                     ; 23 (23)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                  ; a_graycounter_ov6                ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                      ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                   ; alt_synch_pipe_hpl               ; work         ;
;                   |dffpipe_2f9:dffpipe5|                         ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                              ; dffpipe_2f9                      ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                      ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                   ; alt_synch_pipe_ipl               ; work         ;
;                   |dffpipe_3f9:dffpipe14|                        ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                             ; dffpipe_3f9                      ; work         ;
;                |altsyncram_f1b1:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                     ; altsyncram_f1b1                  ; work         ;
;                |dffpipe_pe9:ws_brp|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                           ; dffpipe_pe9                      ; work         ;
;                |dffpipe_pe9:ws_bwp|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                           ; dffpipe_pe9                      ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                ; mux_5r7                          ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                ; mux_5r7                          ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                               ; mux_5r7                          ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                               ; mux_5r7                          ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                              ; 95 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                ; Sdram_WR_FIFO                    ; work         ;
;          |dcfifo:dcfifo_component|                               ; 95 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                        ; dcfifo                           ; work         ;
;             |dcfifo_kkp1:auto_generated|                         ; 95 (16)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                             ; dcfifo_kkp1                      ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                             ; a_gray2bin_pab                   ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                             ; a_gray2bin_pab                   ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                     ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                 ; a_graycounter_kdc                ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                     ; 22 (22)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                 ; a_graycounter_ov6                ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                      ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                  ; alt_synch_pipe_fpl               ; work         ;
;                   |dffpipe_0f9:dffpipe13|                        ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                            ; dffpipe_0f9                      ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                      ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                  ; alt_synch_pipe_gpl               ; work         ;
;                   |dffpipe_1f9:dffpipe22|                        ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                            ; dffpipe_1f9                      ; work         ;
;                |altsyncram_f1b1:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                    ; altsyncram_f1b1                  ; work         ;
;                |dffpipe_pe9:rs_brp|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                          ; dffpipe_pe9                      ; work         ;
;                |dffpipe_pe9:rs_bwp|                              ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                          ; dffpipe_pe9                      ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                               ; mux_5r7                          ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                               ; mux_5r7                          ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                              ; mux_5r7                          ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                              ; mux_5r7                          ; work         ;
;       |command:u_command|                                        ; 53 (53)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                                                                                                          ; command                          ; work         ;
;       |control_interface:u_control_interface|                    ; 73 (73)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                      ; control_interface                ; work         ;
;    |Snake:c2|                                                    ; 1876 (0)            ; 834 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2                                                                                                                                                                                                                    ; Snake                            ; work         ;
;       |clock_divider:cdiv|                                       ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|clock_divider:cdiv                                                                                                                                                                                                 ; clock_divider                    ; work         ;
;       |detection:mc|                                             ; 3 (3)               ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|detection:mc                                                                                                                                                                                                       ; detection                        ; work         ;
;       |display_score:sb|                                         ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|display_score:sb                                                                                                                                                                                                   ; display_score                    ; work         ;
;       |generate_score:sa|                                        ; 228 (228)           ; 143 (143)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa                                                                                                                                                                                                  ; generate_score                   ; work         ;
;       |matrix_center:r35|                                        ; 22 (22)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_center:r35                                                                                                                                                                                                  ; matrix_center                    ; work         ;
;       |matrix_single:r00|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r00                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r01|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r01                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r02|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r02                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r03|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r03                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r04|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r04                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r05|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r05                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r06|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r06                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r07|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r07                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r10|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r10                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r11|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r11                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r12|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r12                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r13|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r13                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r14|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r14                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r15|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r15                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r16|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r16                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r17|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r17                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r20|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r20                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r21|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r21                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r22|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r22                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r23|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r23                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r24|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r24                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r25|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r25                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r26|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r26                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r27|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r27                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r30|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r30                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r31|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r31                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r32|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r32                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r33|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r33                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r34|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r34                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r36|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r36                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r37|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r37                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r40|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r40                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r41|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r41                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r42|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r42                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r43|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r43                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r44|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r44                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r45|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r45                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r46|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r46                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r47|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r47                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r50|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r50                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r51|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r51                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r52|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r52                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r53|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r53                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r54|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r54                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r55|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r55                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r56|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r56                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r57|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r57                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r60|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r60                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r61|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r61                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r62|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r62                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r63|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r63                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r64|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r64                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r65|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r65                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r66|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r66                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r67|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r67                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r70|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r70                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r71|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r71                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r72|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r72                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r73|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r73                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r74|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r74                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r75|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r75                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r76|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r76                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |matrix_single:r77|                                        ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r77                                                                                                                                                                                                  ; matrix_single                    ; work         ;
;       |movement:ma|                                              ; 29 (29)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|movement:ma                                                                                                                                                                                                        ; movement                         ; work         ;
;       |position:mb|                                              ; 736 (736)           ; 131 (131)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb                                                                                                                                                                                                        ; position                         ; work         ;
;       |seg7:digit10|                                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|seg7:digit10                                                                                                                                                                                                       ; seg7                             ; work         ;
;       |seg7:digit1|                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|seg7:digit1                                                                                                                                                                                                        ; seg7                             ; work         ;
;       |userInput:d|                                              ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|userInput:d                                                                                                                                                                                                        ; userInput                        ; work         ;
;       |userInput:l|                                              ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|userInput:l                                                                                                                                                                                                        ; userInput                        ; work         ;
;       |userInput:r|                                              ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|userInput:r                                                                                                                                                                                                        ; userInput                        ; work         ;
;       |userInput:u|                                              ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Snake:c2|userInput:u                                                                                                                                                                                                        ; userInput                        ; work         ;
;    |VGA_Controller:u1|                                           ; 93 (93)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VGA_Controller:u1                                                                                                                                                                                                           ; VGA_Controller                   ; work         ;
;    |VIDEO_PLL:pll_ref1|                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                          ; VIDEO_PLL                        ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component                                                                                                                                                                                  ; altpll                           ; work         ;
;          |VIDEO_PLL_altpll:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated                                                                                                                                                  ; VIDEO_PLL_altpll                 ; work         ;
;    |clock_divider:cdiv|                                          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|clock_divider:cdiv                                                                                                                                                                                                          ; clock_divider                    ; work         ;
;    |game_of_cart:c1|                                             ; 245 (1)             ; 203 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1                                                                                                                                                                                                             ; game_of_cart                     ; work         ;
;       |bomb:boom|                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|bomb:boom                                                                                                                                                                                                   ; bomb                             ; work         ;
;       |cart:pl|                                                  ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pl                                                                                                                                                                                                     ; cart                             ; work         ;
;       |cart:pr|                                                  ; 37 (37)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pr                                                                                                                                                                                                     ; cart                             ; work         ;
;       |counter:pscl|                                             ; 11 (5)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscl                                                                                                                                                                                                ; counter                          ; work         ;
;          |seg7:display|                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscl|seg7:display                                                                                                                                                                                   ; seg7                             ; work         ;
;       |counter:pscm|                                             ; 12 (6)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscm                                                                                                                                                                                                ; counter                          ; work         ;
;          |seg7:display|                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscm|seg7:display                                                                                                                                                                                   ; seg7                             ; work         ;
;       |counter:pscr|                                             ; 12 (6)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscr                                                                                                                                                                                                ; counter                          ; work         ;
;          |seg7:display|                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscr|seg7:display                                                                                                                                                                                   ; seg7                             ; work         ;
;       |gamelogic:gl|                                             ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|gamelogic:gl                                                                                                                                                                                                ; gamelogic                        ; work         ;
;       |gamelogic:gr|                                             ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|gamelogic:gr                                                                                                                                                                                                ; gamelogic                        ; work         ;
;       |generator:bar7|                                           ; 34 (34)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|generator:bar7                                                                                                                                                                                              ; generator                        ; work         ;
;       |random_generator:lfsr|                                    ; 2 (2)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|random_generator:lfsr                                                                                                                                                                                       ; random_generator                 ; work         ;
;       |shifter:bar0|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar0                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar1|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar1                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar2|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar2                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar3|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar3                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar4|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar4                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar5|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar5                                                                                                                                                                                                ; shifter                          ; work         ;
;       |shifter:bar6|                                             ; 12 (12)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar6                                                                                                                                                                                                ; shifter                          ; work         ;
;    |keyboard_press_driver:key1|                                  ; 18 (4)              ; 47 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|keyboard_press_driver:key1                                                                                                                                                                                                  ; keyboard_press_driver            ; work         ;
;       |keyboard_inner_driver:kbd|                                ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|keyboard_press_driver:key1|keyboard_inner_driver:kbd                                                                                                                                                                        ; keyboard_inner_driver            ; work         ;
;    |led_matrix_driver:playerl|                                   ; 94 (94)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|led_matrix_driver:playerl                                                                                                                                                                                                   ; led_matrix_driver                ; work         ;
;    |led_matrix_driver:playerr|                                   ; 37 (37)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|led_matrix_driver:playerr                                                                                                                                                                                                   ; led_matrix_driver                ; work         ;
;    |part2:music|                                                 ; 614 (0)             ; 466 (0)                   ; 9216              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music                                                                                                                                                                                                                 ; part2                            ; work         ;
;       |audio_and_video_config:cfg|                               ; 98 (1)              ; 67 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg                                                                                                                                                                                      ; audio_and_video_config           ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                          ; 20 (20)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ; Altera_UP_I2C                    ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 63 (63)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ; Altera_UP_Slow_Clock_Generator   ; work         ;
;       |audio_codec:codec|                                        ; 245 (10)            ; 207 (2)                   ; 9216              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec                                                                                                                                                                                               ; audio_codec                      ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 83 (6)              ; 91 (40)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer  ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; Altera_UP_Audio_Bit_Counter      ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 49 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 49 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 49 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 49 (26)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                             ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 18 (10)             ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                        ; a_dpfifo_r2a1                    ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                         ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 150 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer   ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 50 (27)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 50 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 50 (27)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge             ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;       |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen                                                                                                                                                                                    ; clock_generator                  ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ; altpll                           ; work         ;
;             |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                         ; altpll_1uu1                      ; work         ;
;       |shiftreg:l|                                               ; 271 (271)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|part2:music|shiftreg:l                                                                                                                                                                                                      ; shiftreg                         ; work         ;
;    |pll_test:pll_ref|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref                                                                                                                                                                                                            ; pll_test                         ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                                                                                                    ; altpll                           ; work         ;
;          |pll_test_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                     ; pll_test_altpll                  ; work         ;
;    |sdram_pll:u6|                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6                                                                                                                                                                                                                ; sdram_pll                        ; sdram_pll    ;
;       |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                        ; altpll                           ; work         ;
;          |sdram_pll_altpll:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                        ; sdram_pll_altpll                 ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1 ; V/VIDEO_PLL.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pr|ps                                         ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+
; Name     ; ps.OFF ; ps.up3 ; ps.up2 ; ps.up1 ; ps.start ; ps.down1 ; ps.down2 ; ps.down3 ; ps.down4 ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+
; ps.start ; 0      ; 0      ; 0      ; 0      ; 0        ; 0        ; 0        ; 0        ; 0        ;
; ps.down4 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 1        ;
; ps.down3 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 1        ; 0        ;
; ps.down2 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 1        ; 0        ; 0        ;
; ps.down1 ; 0      ; 0      ; 0      ; 0      ; 1        ; 1        ; 0        ; 0        ; 0        ;
; ps.OFF   ; 1      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up1   ; 0      ; 0      ; 0      ; 1      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up2   ; 0      ; 0      ; 1      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up3   ; 0      ; 1      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pl|ps                                         ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+
; Name     ; ps.OFF ; ps.up3 ; ps.up2 ; ps.up1 ; ps.start ; ps.down1 ; ps.down2 ; ps.down3 ; ps.down4 ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+
; ps.start ; 0      ; 0      ; 0      ; 0      ; 0        ; 0        ; 0        ; 0        ; 0        ;
; ps.down4 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 1        ;
; ps.down3 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 1        ; 0        ;
; ps.down2 ; 0      ; 0      ; 0      ; 0      ; 1        ; 0        ; 1        ; 0        ; 0        ;
; ps.down1 ; 0      ; 0      ; 0      ; 0      ; 1        ; 1        ; 0        ; 0        ; 0        ;
; ps.OFF   ; 1      ; 0      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up1   ; 0      ; 0      ; 0      ; 1      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up2   ; 0      ; 0      ; 1      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
; ps.up3   ; 0      ; 1      ; 0      ; 0      ; 1        ; 0        ; 0        ; 0        ; 0        ;
+----------+--------+--------+--------+--------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|keyboard_press_driver:key1|count ;
+----------+----------+----------+----------+-----------------------+
; Name     ; count.11 ; count.10 ; count.01 ; count.00              ;
+----------+----------+----------+----------+-----------------------+
; count.00 ; 0        ; 0        ; 0        ; 0                     ;
; count.01 ; 0        ; 0        ; 1        ; 1                     ;
; count.10 ; 0        ; 1        ; 0        ; 1                     ;
; count.11 ; 1        ; 0        ; 0        ; 1                     ;
+----------+----------+----------+----------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 382                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; ps[3..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                                                                                                                                                            ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                          ;
; Sdram_Control:u7|SA[12]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mDATAOUT[10..15]                                                                                                                                                                                                              ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; Filter:filter|delay[0][1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|detection:mc|ps[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|movement:ma|ps[3..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|userInput:d|ps[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|userInput:u|ps[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|userInput:r|ps[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|userInput:l|ps[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r77|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r76|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r75|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r74|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r73|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r72|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r71|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r70|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r67|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r66|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r65|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r64|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r63|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r62|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r61|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r60|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r57|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r56|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r55|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r54|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r53|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r52|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r51|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r50|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r47|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r46|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r45|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r44|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r43|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r42|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r41|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r40|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r37|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r36|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_center:r35|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r34|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r33|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r32|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r31|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r30|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r27|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r26|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r25|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r24|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r23|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r22|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r21|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r20|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r17|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r16|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r15|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r14|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r13|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r12|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r11|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r10|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r07|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r06|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r05|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r04|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r03|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r02|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r01|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Snake:c2|matrix_single:r00|ps[1..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Filter:filter|delay[1][1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; Filter:filter|oVGA_SYNC_N                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[0][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[1][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[2][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[3][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[4][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[5][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][22]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][21]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][20]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][19]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][17]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][16]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][14]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][13]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][12]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][9]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][7]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][6]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][5]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; part2:music|shiftreg:r|shift[6][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                                                                                                                                   ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                                                     ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                                                                                                                                      ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                         ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                        ; Lost fanout                                                                                     ;
; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                     ;
; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                     ;
; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                     ;
; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                     ;
; part2:music|shiftreg:r|dataout[0..23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                                                                  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                                                                  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                                                                 ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                                                                 ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                     ;
; Filter:filter|delay[0][3]                                                                                                                                                                                                                      ; Merged with FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|rS                                 ;
; Filter:filter|delay[0][2]                                                                                                                                                                                                                      ; Merged with FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|rS                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                                                                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                                                                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                                                                                                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                                                      ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                                                                                                                                          ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                                                                                                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                                                                                                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                                                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                                                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                                                                                                                                     ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                                                                                                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1..10]                                                                                                                                                                                                   ; Lost fanout                                                                                     ;
; clock_divider:cdiv|divided_clocks[0]                                                                                                                                                                                                           ; Merged with Snake:c2|clock_divider:cdiv|divided_clocks[0]                                       ;
; Sdram_Control:u7|rWR1_ADDR[0..7]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD1_ADDR[1..7]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mLENGTH[0..7,9,10]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD1_ADDR[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mADDR[0..7]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..7]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; keyboard_press_driver:key1|count~6                                                                                                                                                                                                             ; Lost fanout                                                                                     ;
; keyboard_press_driver:key1|count~7                                                                                                                                                                                                             ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                        ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                        ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                        ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                      ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                      ; Lost fanout                                                                                     ;
; part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                      ; Lost fanout                                                                                     ;
; game_of_cart:c1|cart:pr|ps.OFF                                                                                                                                                                                                                 ; Lost fanout                                                                                     ;
; game_of_cart:c1|cart:pl|ps.OFF                                                                                                                                                                                                                 ; Lost fanout                                                                                     ;
; Snake:c2|clock_divider:cdiv|divided_clocks[11..31]                                                                                                                                                                                             ; Lost fanout                                                                                     ;
; clock_divider:cdiv|divided_clocks[15..31]                                                                                                                                                                                                      ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 2878                                                                                                                                                                                                       ;                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; ps[31]                                                                           ; Stuck at GND              ; part2:music|shiftreg:r|shift[0][23], part2:music|shiftreg:r|shift[0][22],            ;
;                                                                                  ; due to stuck port data_in ; part2:music|shiftreg:r|shift[0][21], part2:music|shiftreg:r|shift[0][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][19], part2:music|shiftreg:r|shift[0][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][17], part2:music|shiftreg:r|shift[0][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][15], part2:music|shiftreg:r|shift[0][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][13], part2:music|shiftreg:r|shift[0][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][11], part2:music|shiftreg:r|shift[0][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][9], part2:music|shiftreg:r|shift[0][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][7], part2:music|shiftreg:r|shift[0][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][5], part2:music|shiftreg:r|shift[0][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][3], part2:music|shiftreg:r|shift[0][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[0][1], part2:music|shiftreg:r|shift[0][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][13], part2:music|shiftreg:r|shift[1][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][11], part2:music|shiftreg:r|shift[1][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][9], part2:music|shiftreg:r|shift[1][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][7], part2:music|shiftreg:r|shift[1][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][5], part2:music|shiftreg:r|shift[1][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][3], part2:music|shiftreg:r|shift[1][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][1], part2:music|shiftreg:r|shift[1][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][23], part2:music|shiftreg:r|shift[1][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][21], part2:music|shiftreg:r|shift[1][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][19], part2:music|shiftreg:r|shift[1][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][17], part2:music|shiftreg:r|shift[1][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[1][15], part2:music|shiftreg:r|shift[1][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][23], part2:music|shiftreg:r|shift[2][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][21], part2:music|shiftreg:r|shift[2][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][19], part2:music|shiftreg:r|shift[2][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][17], part2:music|shiftreg:r|shift[2][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][15], part2:music|shiftreg:r|shift[2][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][13], part2:music|shiftreg:r|shift[2][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][11], part2:music|shiftreg:r|shift[2][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][9], part2:music|shiftreg:r|shift[2][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][7], part2:music|shiftreg:r|shift[2][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][5], part2:music|shiftreg:r|shift[2][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][3], part2:music|shiftreg:r|shift[2][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[2][1], part2:music|shiftreg:r|shift[2][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][23], part2:music|shiftreg:r|shift[3][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][21], part2:music|shiftreg:r|shift[3][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][19], part2:music|shiftreg:r|shift[3][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][17], part2:music|shiftreg:r|shift[3][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][15], part2:music|shiftreg:r|shift[3][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][13], part2:music|shiftreg:r|shift[3][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][11], part2:music|shiftreg:r|shift[3][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][9], part2:music|shiftreg:r|shift[3][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][7], part2:music|shiftreg:r|shift[3][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][5], part2:music|shiftreg:r|shift[3][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][3], part2:music|shiftreg:r|shift[3][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[3][1], part2:music|shiftreg:r|shift[3][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][23], part2:music|shiftreg:r|shift[4][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][21], part2:music|shiftreg:r|shift[4][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][19], part2:music|shiftreg:r|shift[4][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][17], part2:music|shiftreg:r|shift[4][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][15], part2:music|shiftreg:r|shift[4][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][13], part2:music|shiftreg:r|shift[4][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][11], part2:music|shiftreg:r|shift[4][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][9], part2:music|shiftreg:r|shift[4][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][7], part2:music|shiftreg:r|shift[4][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][5], part2:music|shiftreg:r|shift[4][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][3], part2:music|shiftreg:r|shift[4][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[4][1], part2:music|shiftreg:r|shift[4][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][23], part2:music|shiftreg:r|shift[5][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][21], part2:music|shiftreg:r|shift[5][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][19], part2:music|shiftreg:r|shift[5][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][17], part2:music|shiftreg:r|shift[5][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][15], part2:music|shiftreg:r|shift[5][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][13], part2:music|shiftreg:r|shift[5][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][11], part2:music|shiftreg:r|shift[5][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][9], part2:music|shiftreg:r|shift[5][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][7], part2:music|shiftreg:r|shift[5][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][5], part2:music|shiftreg:r|shift[5][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][3], part2:music|shiftreg:r|shift[5][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[5][1], part2:music|shiftreg:r|shift[5][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][23], part2:music|shiftreg:r|shift[6][22],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][21], part2:music|shiftreg:r|shift[6][20],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][19], part2:music|shiftreg:r|shift[6][18],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][17], part2:music|shiftreg:r|shift[6][16],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][15], part2:music|shiftreg:r|shift[6][14],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][13], part2:music|shiftreg:r|shift[6][12],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][11], part2:music|shiftreg:r|shift[6][10],            ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][9], part2:music|shiftreg:r|shift[6][8],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][7], part2:music|shiftreg:r|shift[6][6],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][5], part2:music|shiftreg:r|shift[6][4],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][3], part2:music|shiftreg:r|shift[6][2],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|shift[6][1], part2:music|shiftreg:r|shift[6][0],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[23], part2:music|shiftreg:r|dataout[22],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[21], part2:music|shiftreg:r|dataout[20],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[19], part2:music|shiftreg:r|dataout[18],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[17], part2:music|shiftreg:r|dataout[16],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[15], part2:music|shiftreg:r|dataout[14],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[13], part2:music|shiftreg:r|dataout[12],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[11], part2:music|shiftreg:r|dataout[10],              ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[9], part2:music|shiftreg:r|dataout[8],                ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[7], part2:music|shiftreg:r|dataout[6],                ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[5], part2:music|shiftreg:r|dataout[4],                ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[3], part2:music|shiftreg:r|dataout[2],                ;
;                                                                                  ;                           ; part2:music|shiftreg:r|dataout[1], part2:music|shiftreg:r|dataout[0]                 ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                              ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                ;
;                                                                                  ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                  ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY  ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],    ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],   ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],     ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]          ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                        ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                         ;
; Filter:filter|delay[0][1]                                                        ; Stuck at GND              ; Filter:filter|delay[1][1], Filter:filter|oVGA_SYNC_N                                 ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[7],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                      ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                      ;
; Sdram_Control:u7|rWR1_ADDR[5]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[5],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[5]                      ;
; Sdram_Control:u7|rWR1_ADDR[4]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[4],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[4]                      ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                      ;
; Sdram_Control:u7|rWR1_ADDR[2]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[2],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[2]                      ;
; Sdram_Control:u7|rWR1_ADDR[1]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[1],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[1]                      ;
; Sdram_Control:u7|rWR1_ADDR[0]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[0],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                  ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]     ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3600  ;
; Number of registers using Synchronous Clear  ; 1983  ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 1100  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1812  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                       ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                         ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                          ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                    ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                      ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                       ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                     ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                        ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                       ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                      ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                         ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                        ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                      ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                   ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                           ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                   ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                        ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                    ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                      ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                       ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                       ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                         ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                          ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                        ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                          ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                           ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                        ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                          ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                           ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                  ; 10      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                    ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                     ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0 ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                       ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                    ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6    ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9     ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0  ; 9       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6     ; 3       ;
; Total number of inverted registers = 48                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pr|incr[5]                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pl|incr[3]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|display_score:sb|digit_10[3]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|BA[1]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar0|ps[4]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Filter:filter|delay[1][11]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Filter:filter|delay[1][17]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Filter:filter|delay[1][23]                                                                                                                           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|detection:mc|orange_array[5][0]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar6|ps[2]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar5|ps[1]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar4|ps[6]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar3|ps[5]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar2|ps[6]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar1|ps[6]                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|gameover                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[11]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[1]                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[23]                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|num_bits_to_transfer[2]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|data_to_transfer[1]                                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mADDR[21]                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[10]                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[13]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|display_score:sb|digit_1[2]                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscr|out[3]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscm|out[3]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscl|out[3]                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|SA[0]                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|keyboard_press_driver:key1|keyboard_inner_driver:kbd|incnt[3]                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|movement:ma|current_Move[9]                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r70|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r60|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r50|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r40|counter[2]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r30|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r20|counter[2]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r10|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r00|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r71|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r61|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r51|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r41|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r31|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r21|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r11|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r01|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r72|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r62|counter[2]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r52|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r42|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r32|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r22|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r12|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r02|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r73|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r63|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r53|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r43|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r33|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r23|counter[2]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r13|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r03|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r74|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r64|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r54|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r44|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r34|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r24|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r14|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r04|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r75|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r65|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r55|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r45|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r25|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r15|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r05|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r76|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r66|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r56|counter[2]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r46|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r36|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r26|counter[1]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r16|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r06|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r77|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r67|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r57|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r47|counter[3]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r37|counter[0]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r27|counter[4]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r17|counter[5]                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r07|counter[0]                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[20]                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa|r[1]                                                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa|r[12]                                                                                                                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa|c[10]                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|matrix_center:r35|counter[2]                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[3]                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|RD_MASK[0]                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|WR_MASK[0]                                                                                                                          ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|r[1]                                                                                                                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|r[8]                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|c[2]                                                                                                                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|c[13]                                                                                                                           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa|Count[0]                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|CMD[1]                                                                                                                              ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[7]                                                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[0]                                                                    ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[1]                                                                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[4]                                                                                                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[5]                                                                                                   ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[0]                                                                     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[1]                                                                                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[0]                                                                     ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[5]                                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[1]                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|ST[4]                                                                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[8]                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[2]                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1]                                                                                               ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[4]                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                                                                  ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[1]                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[7]                                                                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2]                                                                   ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[8]                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[4]                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[1]                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[4]                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[7]                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[5]                                                                                                                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[2]                                                                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[5]                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[6]                                                                   ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[15]                                                                                     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[3]                                                                                        ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[5]                                                                                   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                 ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[0]                                                                    ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                     ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[6]                                                                                       ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[4]                                                                    ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                      ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[4]                                                                                                 ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                                                                   ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[0]                                                                     ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                       ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[0]                                                                                                                ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                 ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[4]                                                                                    ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[0]                                                                       ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[8]                                                                        ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                        ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                  ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                               ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[1]                                                                   ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[4]                                                                       ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[2]                                                                                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[8]                                                                                                    ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[6]                                                                                                    ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[3]                                                                        ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[1]                                                                     ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                                  ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                  ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[6]                                                                      ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[2]                                                                      ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[8]                                                                                                                   ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                                                                                     ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[0]                                                                                       ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                         ;
; 3:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|p2drive[7][2]                                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|HEX1                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|VGA_Controller:u1|oVGA_G[4]                                                                                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux46                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|VGA_Controller:u1|oVGA_B[1]                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[9]                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|led_matrix_driver:playerr|Mux4                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|led_matrix_driver:playerl|Mux0                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE1_SOC_D8M_RTL|VGA_Controller:u1|oVGA_R[5]                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux37                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux56                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux38                                                                                                                           ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|led_matrix_driver:playerl|Mux15                                                                                                                      ;
; 72:1               ; 2 bits    ; 96 LEs        ; 86 LEs               ; 10 LEs                 ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux27                                                                                                                           ;
; 72:1               ; 2 bits    ; 96 LEs        ; 86 LEs               ; 10 LEs                 ; No         ; |DE1_SOC_D8M_RTL|Snake:c2|position:mb|Mux17                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SOC_D8M_RTL ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; whichClock     ; 14    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                               ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                           ;
; M                             ; 0                 ; Untyped                                                           ;
; N                             ; 1                 ; Untyped                                                           ;
; M2                            ; 1                 ; Untyped                                                           ;
; N2                            ; 1                 ; Untyped                                                           ;
; SS                            ; 1                 ; Untyped                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                           ;
; M_PH                          ; 0                 ; Untyped                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                           ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                           ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                  ;
+-----------------+-----------+-------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                       ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                       ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                       ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                       ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                       ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                       ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                       ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                       ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                       ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                       ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                       ;
+-----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                              ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                             ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                   ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                        ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                        ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec ;
+------------------+-------+-------------------------------------------------+
; Parameter Name   ; Value ; Type                                            ;
+------------------+-------+-------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                  ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                 ;
+------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                        ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                       ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                         ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_press_driver:key1 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                             ;
; SEENF0         ; 1        ; Unsigned Binary                             ;
; NULL           ; 00000000 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|cart:pl ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|cart:pr ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|generator:bar7 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|shifter:bar0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscm ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_of_cart:c1|counter:pscl ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Snake:c2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; whichClock     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Filter:filter ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 640   ; Signed Integer                    ;
; HEIGHT         ; 480   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone V                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; VIDEO_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; D8M_VAL_LINE_MAX ; 637   ; Signed Integer                 ;
; D8M_VAL_LINE_MIN ; 3     ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_MARK         ; 17    ; Signed Integer                        ;
; H_MARK1        ; 10    ; Signed Integer                        ;
; V_MARK         ; 9     ; Signed Integer                        ;
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; V_BLANK        ; 45    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                             ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; Value                                                                    ;
+-------------------------------+--------------------------------------------------------------------------+
; Number of entity instances    ; 4                                                                        ;
; Entity Instance               ; part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
; Entity Instance               ; VIDEO_PLL:pll_ref1|altpll:altpll_component                               ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component                                     ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
+-------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                    ;
; Entity Instance            ; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                         ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; H_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
; WR        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..10]" will be connected to GND.                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[15..10]" have no fanouts                                                     ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; DQM                  ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "DQM[1..1]" have no fanouts                                                              ;
; DQM                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIDEO_PLL:pll_ref1"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll_ref"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_matrix_driver:playerr"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; green_driver ; Output ; Info     ; Explicitly unconnected                                                              ;
; row_sink     ; Output ; Info     ; Explicitly unconnected                                                              ;
; count        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Snake:c2|clock_divider:cdiv"                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "game_of_cart:c1|counter:pscl" ;
+-------+--------+----------+------------------------------+
; Port  ; Type   ; Severity ; Details                      ;
+-------+--------+----------+------------------------------+
; cycle ; Output ; Info     ; Explicitly unconnected       ;
+-------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_of_cart:c1|gamelogic:gr"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; add  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "game_of_cart:c1|levelDisplay:lv|seg7:display" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; bcd[3] ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_of_cart:c1|random_generator:lfsr"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out[9..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "game_of_cart:c1"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; LED  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_press_driver:key1"                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; makeBreak ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[13..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:music|audio_codec:codec"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:music|shiftreg:r"                                                                                                                           ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "datain[23..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3600                        ;
;     CLR               ; 623                         ;
;     CLR SCLR          ; 54                          ;
;     CLR SLD           ; 44                          ;
;     ENA               ; 360                         ;
;     ENA CLR           ; 157                         ;
;     ENA CLR SCLR      ; 207                         ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 1059                        ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 659                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 41                          ;
;     plain             ; 366                         ;
; arriav_io_obuf        ; 63                          ;
; arriav_lcell_comb     ; 5961                        ;
;     arith             ; 1392                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 1190                        ;
;         2 data inputs ; 183                         ;
;         5 data inputs ; 10                          ;
;     extend            ; 53                          ;
;         7 data inputs ; 53                          ;
;     normal            ; 4341                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 493                         ;
;         4 data inputs ; 956                         ;
;         5 data inputs ; 962                         ;
;         6 data inputs ; 1396                        ;
;     shared            ; 175                         ;
;         2 data inputs ; 175                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 226                         ;
; generic_pll           ; 5                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 11 13:52:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v
    Info (12023): Found entity 1: keyboard_scancoderaw_driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_scancoderaw_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/userinput.sv
    Info (12023): Found entity 1: userInput File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/userInput.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/snake.sv
    Info (12023): Found entity 1: Snake File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/position.sv
    Info (12023): Found entity 1: position File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/position.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/movement.sv
    Info (12023): Found entity 1: movement File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/movement.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/matrix_single.sv
    Info (12023): Found entity 1: matrix_single File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/matrix_single.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snake/matrix_center.sv
    Info (12023): Found entity 1: matrix_center File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/matrix_center.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file snake/generate_score.sv
    Info (12023): Found entity 1: generate_score File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/generate_score.sv Line: 1
    Info (12023): Found entity 2: display_score File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/generate_score.sv Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file snake/detection.sv
    Info (12023): Found entity 1: detection File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/detection.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/shifter.sv
    Info (12023): Found entity 1: shifter File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/shifter.sv Line: 5
    Info (12023): Found entity 2: shifter_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/shifter.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/seg7.sv Line: 4
    Info (12023): Found entity 2: seg7_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/seg7.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/random_generator.sv
    Info (12023): Found entity 1: random_generator File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/random_generator.sv Line: 5
    Info (12023): Found entity 2: random_generator_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/random_generator.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/levelselect.sv
    Info (12023): Found entity 1: levelselect File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelselect.sv Line: 5
    Info (12023): Found entity 2: r_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelselect.sv Line: 191
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/leveldisplay.sv
    Info (12023): Found entity 1: levelDisplay File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelDisplay.sv Line: 5
    Info (12023): Found entity 2: levelDisplay_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelDisplay.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file gameofcart/led_matrix_driver.sv
    Info (12023): Found entity 1: led_matrix_driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/led_matrix_driver.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/generator.sv
    Info (12023): Found entity 1: generator File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/generator.sv Line: 5
    Info (12023): Found entity 2: generator_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/generator.sv Line: 166
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/gamelogic.sv
    Info (12023): Found entity 1: gamelogic File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/gamelogic.sv Line: 7
    Info (12023): Found entity 2: gamelogic_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/gamelogic.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file gameofcart/game_of_cart.sv
    Info (12023): Found entity 1: game_of_cart File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/counter.sv Line: 6
    Info (12023): Found entity 2: counter_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/counter.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/cart.sv
    Info (12023): Found entity 1: cart File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/cart.sv Line: 7
    Info (12023): Found entity 2: cart_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/cart.sv Line: 117
Info (12021): Found 2 design units, including 2 entities, in source file gameofcart/bomb.sv
    Info (12023): Found entity 1: bomb File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/bomb.sv Line: 4
    Info (12023): Found entity 2: bomb_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/bomb.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file music/shiftreg.sv
    Info (12023): Found entity 1: shiftreg File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/shiftreg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file music/part2.sv
    Info (12023): Found entity 1: part2 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file music/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file music/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file music/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_d8m_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 11
    Info (12023): Found entity 2: clock_divider File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 546
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/VIDEO_PLL.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file filter.sv
    Info (12023): Found entity 1: Filter File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Filter.sv Line: 4
    Info (12023): Found entity 2: Filter_testbench File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Filter.sv Line: 103
Warning (10236): Verilog HDL Implicit Net warning at gamelogic.sv(18): created implicit net for "result" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/gamelogic.sv Line: 18
Warning (10236): Verilog HDL Implicit Net warning at game_of_cart.sv(58): created implicit net for "incrScore2" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 58
Warning (10236): Verilog HDL Implicit Net warning at part2.sv(27): created implicit net for "readdate_Right" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(130): created implicit net for "clk" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(337): created implicit net for "UART_RTS" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 337
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(338): created implicit net for "UART_TXD" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 338
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(427): created implicit net for "DRAM_DQM" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 427
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(477): created implicit net for "READY" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 477
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at Filter.sv(99): created implicit net for "LEDR" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Filter.sv Line: 99
Warning (10222): Verilog HDL Parameter Declaration warning at shifter.sv(41): Parameter Declaration in module "shifter_testbench" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/shifter.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at levelselect.sv(200): Parameter Declaration in module "r_testbench" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelselect.sv Line: 200
Warning (10222): Verilog HDL Parameter Declaration warning at generator.sv(175): Parameter Declaration in module "generator_testbench" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/generator.sv Line: 175
Warning (10222): Verilog HDL Parameter Declaration warning at counter.sv(40): Parameter Declaration in module "counter_testbench" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/counter.sv Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at cart.sv(124): Parameter Declaration in module "cart_testbench" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/cart.sv Line: 124
Info (12127): Elaborating entity "DE1_SOC_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(337): object "UART_RTS" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(338): object "UART_TXD" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 338
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(158): object "encamera" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 158
Warning (10230): Verilog HDL assignment warning at DE1_SOC_D8M_RTL.v(223): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 223
Warning (10230): Verilog HDL assignment warning at DE1_SOC_D8M_RTL.v(224): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 224
Warning (10230): Verilog HDL assignment warning at DE1_SOC_D8M_RTL.v(225): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 225
Warning (10230): Verilog HDL assignment warning at DE1_SOC_D8M_RTL.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 226
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_D8M_RTL.v(14) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 14
Warning (10034): Output port "ADC_DIN" at DE1_SOC_D8M_RTL.v(15) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 15
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_D8M_RTL.v(17) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 17
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_D8M_RTL.v(41) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 41
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_D8M_RTL.v(43) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 43
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_D8M_RTL.v(60) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 60
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_D8M_RTL.v(81) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 81
Warning (10034): Output port "MIPI_MCLK" at DE1_SOC_D8M_RTL.v(101) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 101
Info (12128): Elaborating entity "part2" for hierarchy "part2:music" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 115
Info (12128): Elaborating entity "shiftreg" for hierarchy "part2:music|shiftreg:l" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 26
Warning (10230): Verilog HDL assignment warning at shiftreg.sv(32): truncated value with size 32 to match size of target (24) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/shiftreg.sv Line: 32
Warning (10230): Verilog HDL assignment warning at shiftreg.sv(34): truncated value with size 32 to match size of target (24) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/shiftreg.sv Line: 34
Info (12128): Elaborating entity "clock_generator" for hierarchy "part2:music|clock_generator:my_clock_gen" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "part2:music|audio_and_video_config:cfg" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 62
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "part2:music|audio_codec:codec" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/part2.sv Line: 83
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/audio_codec.v Line: 267
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 129
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "keyboard_press_driver:key1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 221
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "keyboard_press_driver:key1|keyboard_inner_driver:kbd" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/KeyboardFiles/keyboard_press_driver.v Line: 38
Info (12128): Elaborating entity "game_of_cart" for hierarchy "game_of_cart:c1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 232
Info (12128): Elaborating entity "cart" for hierarchy "game_of_cart:c1|cart:pl" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 32
Warning (10230): Verilog HDL assignment warning at cart.sv(111): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/cart.sv Line: 111
Info (12128): Elaborating entity "random_generator" for hierarchy "game_of_cart:c1|random_generator:lfsr" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 36
Info (12128): Elaborating entity "bomb" for hierarchy "game_of_cart:c1|bomb:boom" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 39
Info (12128): Elaborating entity "generator" for hierarchy "game_of_cart:c1|generator:bar7" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 42
Warning (10230): Verilog HDL assignment warning at generator.sv(160): truncated value with size 32 to match size of target (10) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/generator.sv Line: 160
Info (12128): Elaborating entity "shifter" for hierarchy "game_of_cart:c1|shifter:bar6" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 44
Warning (10230): Verilog HDL assignment warning at shifter.sv(29): truncated value with size 32 to match size of target (9) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/shifter.sv Line: 29
Info (12128): Elaborating entity "levelDisplay" for hierarchy "game_of_cart:c1|levelDisplay:lv" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 54
Info (12128): Elaborating entity "seg7" for hierarchy "game_of_cart:c1|levelDisplay:lv|seg7:display" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/levelDisplay.sv Line: 37
Info (12128): Elaborating entity "gamelogic" for hierarchy "game_of_cart:c1|gamelogic:gl" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 57
Info (12128): Elaborating entity "counter" for hierarchy "game_of_cart:c1|counter:pscr" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/game_of_cart.sv Line: 63
Warning (10230): Verilog HDL assignment warning at counter.sv(21): truncated value with size 32 to match size of target (4) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/gameofcart/counter.sv Line: 21
Info (12128): Elaborating entity "Snake" for hierarchy "Snake:c2" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 235
Warning (10036): Verilog HDL or VHDL warning at Snake.sv(13): object "not_exist" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 13
Info (12128): Elaborating entity "matrix_single" for hierarchy "Snake:c2|matrix_single:r00" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 32
Info (12128): Elaborating entity "matrix_center" for hierarchy "Snake:c2|matrix_center:r35" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 67
Info (12128): Elaborating entity "userInput" for hierarchy "Snake:c2|userInput:l" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 112
Info (12128): Elaborating entity "movement" for hierarchy "Snake:c2|movement:ma" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 118
Info (12128): Elaborating entity "position" for hierarchy "Snake:c2|position:mb" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 119
Info (12128): Elaborating entity "detection" for hierarchy "Snake:c2|detection:mc" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 120
Info (12128): Elaborating entity "generate_score" for hierarchy "Snake:c2|generate_score:sa" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 127
Info (12128): Elaborating entity "display_score" for hierarchy "Snake:c2|display_score:sb" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Snake/Snake.sv Line: 128
Info (12128): Elaborating entity "led_matrix_driver" for hierarchy "led_matrix_driver:playerl" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 239
Info (12128): Elaborating entity "Filter" for hierarchy "Filter:filter" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 276
Warning (10036): Verilog HDL or VHDL warning at Filter.sv(99): object "LEDR" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/Filter.sv Line: 99
Info (12128): Elaborating entity "CLOCK_DELAY" for hierarchy "CLOCK_DELAY:del1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 329
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 358
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 370
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 378
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/pll_test_altpll.v Line: 30
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:pll_ref1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 385
Info (12128): Elaborating entity "altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/VIDEO_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/VIDEO_PLL.v Line: 104
Info (12133): Instantiated megafunction "VIDEO_PLL:pll_ref1|altpll:altpll_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/VIDEO_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VIDEO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: VIDEO_PLL_altpll File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/video_pll_altpll.v Line: 30
Info (12128): Elaborating entity "VIDEO_PLL_altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 393
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 428
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(180): see declaration for object "SA" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(152): object "rWR2_ADDR" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(153): object "rWR2_MAX_ADDR" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(154): object "rWR2_LENGTH" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(158): object "rRD2_ADDR" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(159): object "rRD2_MAX_ADDR" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(160): object "rRD2_LENGTH" assigned a value but never read File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 160
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10034): Output port "RD2_DATA" at Sdram_Control.v(123) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 123
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 426
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf
    Info (12023): Found entity 1: dcfifo_kkp1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_kkp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_gray2bin_pab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_kkp1.tdf Line: 95
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf
    Info (12023): Found entity 1: dcfifo_7lp1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_7lp1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_7lp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_7lp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_hpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_ipl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dcfifo_7lp1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/dffpipe_3f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/alt_synch_pipe_ipl.tdf Line: 35
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 447
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v Line: 62
Info (12128): Elaborating entity "VGA_RD_COUNTER" for hierarchy "RAW2RGB_J:u4|VGA_RD_COUNTER:tr" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/VGA_RD_COUNTER.v Line: 22
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/VGA_RD_COUNTER.v Line: 23
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v Line: 58
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 47
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 52
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf
    Info (12023): Found entity 1: altsyncram_6lq1 File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_6lq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6lq1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/RAW2RGB_J.v Line: 75
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 453
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 480
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 39
Warning (10230): Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 48
Warning (10230): Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 56
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 207
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 502
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 84
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8) File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/VGA_Controller/VGA_Controller.v Line: 86
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/clock_generator.v Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 341
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 371
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 401
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 431
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 461
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_f1b1.tdf Line: 491
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_p3i1.tdf Line: 728
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|wire_generic_pll2_outclk" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/pll_test_altpll.v Line: 78
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/music/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Warning (12241): 31 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 99
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[25]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[26]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[27]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[28]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[29]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[30]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[31]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[32]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[33]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[34]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[35]" and its non-tri-state driver. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 21
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 22
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 24
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 69
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 71
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 70
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 72
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL" is converted into an equivalent circuit using register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated" and latch "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/Line_Buffer_J.v Line: 32
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/F_VCM.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 99
    Warning (13010): Node "GPIO[4]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[5]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[6]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[7]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[8]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[9]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[10]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[11]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[12]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[13]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[14]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[15]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[16]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[17]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[18]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[19]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[20]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[21]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[22]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[23]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[24]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[25]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[26]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[27]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[28]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[29]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[30]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[31]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[32]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[33]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[34]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
    Warning (13010): Node "GPIO[35]~synth" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 111
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 14
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 15
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 17
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 34
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 41
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 43
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 56
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 56
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 56
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 56
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 60
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 81
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 91
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 97
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 98
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 101
Info (286030): Timing-Driven Synthesis is running
Info (17049): 217 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_6lq1.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_6lq1.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/altsyncram_6lq1.tdf Line: 35
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_Auto/VCM_I2C.v Line: 198
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
    Info (17048): Logic cell "CLOCK_DELAY:del1|l7" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 17
    Info (17048): Logic cell "CLOCK_DELAY:del1|l6" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 16
    Info (17048): Logic cell "CLOCK_DELAY:del1|l5" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 15
    Info (17048): Logic cell "CLOCK_DELAY:del1|l4" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 14
    Info (17048): Logic cell "CLOCK_DELAY:del1|l3" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 13
    Info (17048): Logic cell "CLOCK_DELAY:del1|l2" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 12
    Info (17048): Logic cell "CLOCK_DELAY:del1|l1" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 11
    Info (17048): Logic cell "CLOCK_DELAY:del1|l0" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/V/CLOCK_DELAY.v Line: 9
Info (144001): Generated suppressed messages file C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/output_files/DE1_SOC_D8M_RTL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/sdram_pll_altpll.v Line: 78
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/db/sdram_pll_altpll.v Line: 64
    Info: Must be connected
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 16
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 30
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 59
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 63
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 63
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 75
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 75
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 78
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 79
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 80
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/DE1_SOC_D8M_RTL.v Line: 82
Info (21057): Implemented 7595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 118 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 7234 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Tue Dec 11 13:53:09 2018
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Mark Zhu/Desktop/final371371/finalproject 371 Jinyue Zhu Chunguang Xie/output_files/DE1_SOC_D8M_RTL.map.smsg.


