

================================================================
== Vivado HLS Report for 'Conv1DMac_new395'
================================================================
* Date:           Wed Apr 26 22:20:22 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten5)
	3  / (!exitcond_flatten5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_65 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten5 = icmp eq i24 %indvar_flatten5, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next5 = add i24 1, %indvar_flatten5"   --->   Operation 26 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_65" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_65_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_66_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_291 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_291' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_66_mid = and i1 %tmp_291, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_66_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_274 = or i1 %tmp_66_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_274' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_274, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_339 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_339' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_339, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_65_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid2 = select i1 %tmp_66_mid, i12 %tmp_65_mid1, i12 %tmp_65_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_65_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_66_mid, i5 %tmp_339, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_66_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_68 = add i12 %sf_cast1, %tmp_65_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_68' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_82 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_82' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_69 = zext i12 %tmp_68 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_69' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_4 = getelementptr [4096 x i6]* @weights6_m_weights_V, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights6_m_weights_V_4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_6 = getelementptr [4096 x i7]* @weights6_m_weights_V_1, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights6_m_weights_V_6' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_8 = getelementptr [4096 x i7]* @weights6_m_weights_V_2, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights6_m_weights_V_8' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_10 = getelementptr [4096 x i7]* @weights6_m_weights_V_3, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights6_m_weights_V_10' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast4 = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast4_cast = sext i8 %tmp_V to i14" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast4_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights6_m_weights_V_5 to i14" [S2/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast4_cast" [S2/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S2/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_340' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S2/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_341' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_342 = trunc i14 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_342' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_71 = or i1 %tmp_342, %tmp_340" [S2/conv1d.h:823]   --->   Operation 69 'or' 'tmp_71' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_72' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_73 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_72, i1 %tmp_71)" [S2/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_73' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_74 = icmp ne i6 %tmp_73, 0" [S2/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_74' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 73 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights6_m_weights_V_7 to i15" [S2/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S2/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_343' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 77 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_344' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_345 = trunc i15 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_345' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_77 = or i1 %tmp_345, %tmp_343" [S2/conv1d.h:823]   --->   Operation 80 'or' 'tmp_77' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_79 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_78, i1 %tmp_77)" [S2/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_79, 0" [S2/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 84 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights6_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_346' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_91' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_347' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_348 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_348' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_81 = or i1 %tmp_348, %tmp_346" [S2/conv1d.h:823]   --->   Operation 91 'or' 'tmp_81' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_83 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_83' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_83, i1 %tmp_81)" [S2/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_84' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_84, 0" [S2/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 95 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights6_m_weights_V_11 to i15" [S2/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_349' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_92' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_350' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_351 = trunc i15 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_351' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_86 = or i1 %tmp_351, %tmp_349" [S2/conv1d.h:823]   --->   Operation 102 'or' 'tmp_86' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_87' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_87, i1 %tmp_86)" [S2/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_88, 0" [S2/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S2/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_89 = sext i7 %tmp_s to i8" [S2/conv1d.h:823]   --->   Operation 110 'sext' 'tmp_89' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_74, %tmp_341" [S2/conv1d.h:823]   --->   Operation 111 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_75 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 112 'zext' 'tmp_75' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_75, %macRegisters_0_V_3_s" [S2/conv1d.h:836]   --->   Operation 113 'add' 'tmp1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_89, %tmp1" [S2/conv1d.h:836]   --->   Operation 114 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_344" [S2/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_3_s" [S2/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_90, %tmp2" [S2/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_347" [S2/conv1d.h:823]   --->   Operation 119 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 120 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_3_s" [S2/conv1d.h:836]   --->   Operation 121 'add' 'tmp3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_91, %tmp3" [S2/conv1d.h:836]   --->   Operation 122 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_350" [S2/conv1d.h:823]   --->   Operation 123 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 124 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_3_s" [S2/conv1d.h:836]   --->   Operation 125 'add' 'tmp4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_92, %tmp4" [S2/conv1d.h:836]   --->   Operation 126 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S2/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S2/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 131 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_93 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 -2, i8 0, i8 0, i8 1, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_93' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_93" [S2/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_94 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 1, i8 -2, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -2, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_94' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_94" [S2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_20_1' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_95' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_95" [S2/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_20_2' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_96 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 -1, i8 1, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_96' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_96" [S2/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_20_3' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 140 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 141 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 142 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 143 'store' <Predicate = (tmp_82)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 147 'specregionbegin' 'tmp_67' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_83 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_7)" [S2/conv1d.h:870]   --->   Operation 149 'bitconcatenate' 'tmp_V_83' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_83)" [S2/conv1d.h:876]   --->   Operation 150 'write' <Predicate = (tmp_82)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 151 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_67)" [S2/conv1d.h:878]   --->   Operation 152 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 153 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights6_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights6_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3      (alloca         ) [ 01111110]
macRegisters_1_V_3      (alloca         ) [ 01111110]
macRegisters_2_V_3      (alloca         ) [ 01111110]
macRegisters_3_V_3      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten5         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_65                  (bitconcatenate ) [ 00000000]
exitcond_flatten5       (icmp           ) [ 00111110]
indvar_flatten_next5    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_65_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_291                 (icmp           ) [ 00000000]
tmp_66_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_274                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_339                 (trunc          ) [ 00000000]
tmp_65_mid1             (bitconcatenate ) [ 00000000]
tmp_65_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111100]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_68                  (add            ) [ 00110000]
tmp_82                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_69                  (zext           ) [ 00000000]
weights6_m_weights_V_4  (getelementptr  ) [ 00101000]
weights6_m_weights_V_6  (getelementptr  ) [ 00101000]
weights6_m_weights_V_8  (getelementptr  ) [ 00101000]
weights6_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00000000]
weights6_m_weights_V_5  (load           ) [ 00000000]
p_08_cast4              (sext           ) [ 00000000]
p_08_cast4_cast         (sext           ) [ 00000000]
p_0132_cast_cast        (sext           ) [ 00000000]
p_Val2_s                (mul            ) [ 00000000]
tmp_340                 (bitselect      ) [ 00000000]
tmp_s                   (partselect     ) [ 00100100]
tmp_341                 (bitselect      ) [ 00100100]
tmp_342                 (trunc          ) [ 00000000]
tmp_71                  (or             ) [ 00000000]
tmp_72                  (partselect     ) [ 00000000]
tmp_73                  (bitconcatenate ) [ 00000000]
tmp_74                  (icmp           ) [ 00100100]
weights6_m_weights_V_7  (load           ) [ 00000000]
p_0132_1_cast           (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_343                 (bitselect      ) [ 00000000]
tmp_90                  (partselect     ) [ 00100100]
tmp_344                 (bitselect      ) [ 00100100]
tmp_345                 (trunc          ) [ 00000000]
tmp_77                  (or             ) [ 00000000]
tmp_78                  (partselect     ) [ 00000000]
tmp_79                  (bitconcatenate ) [ 00000000]
tmp_203_1               (icmp           ) [ 00100100]
weights6_m_weights_V_9  (load           ) [ 00000000]
p_0132_2_cast           (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_346                 (bitselect      ) [ 00000000]
tmp_91                  (partselect     ) [ 00100100]
tmp_347                 (bitselect      ) [ 00100100]
tmp_348                 (trunc          ) [ 00000000]
tmp_81                  (or             ) [ 00000000]
tmp_83                  (partselect     ) [ 00000000]
tmp_84                  (bitconcatenate ) [ 00000000]
tmp_203_2               (icmp           ) [ 00100100]
weights6_m_weights_V_11 (load           ) [ 00000000]
p_0132_3_cast           (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_349                 (bitselect      ) [ 00000000]
tmp_92                  (partselect     ) [ 00100100]
tmp_350                 (bitselect      ) [ 00100100]
tmp_351                 (trunc          ) [ 00000000]
tmp_86                  (or             ) [ 00000000]
tmp_87                  (partselect     ) [ 00000000]
tmp_88                  (bitconcatenate ) [ 00000000]
tmp_203_3               (icmp           ) [ 00100100]
macRegisters_0_V_3_s    (load           ) [ 00000000]
macRegisters_1_V_3_s    (load           ) [ 00000000]
macRegisters_2_V_3_s    (load           ) [ 00000000]
macRegisters_3_V_3_s    (load           ) [ 00000000]
tmp_89                  (sext           ) [ 00000000]
qb_assign_1             (and            ) [ 00000000]
tmp_75                  (zext           ) [ 00000000]
tmp1                    (add            ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
qb_assign_1_1           (and            ) [ 00000000]
tmp_204_1               (zext           ) [ 00000000]
tmp2                    (add            ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
qb_assign_1_2           (and            ) [ 00000000]
tmp_204_2               (zext           ) [ 00000000]
tmp3                    (add            ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
qb_assign_1_3           (and            ) [ 00000000]
tmp_204_3               (zext           ) [ 00000000]
tmp4                    (add            ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_127            (store          ) [ 00000000]
StgValue_128            (store          ) [ 00000000]
StgValue_129            (store          ) [ 00000000]
StgValue_130            (store          ) [ 00000000]
StgValue_131            (br             ) [ 00000000]
tmp_93                  (mux            ) [ 00000000]
p_Val2_7                (add            ) [ 00100010]
tmp_94                  (mux            ) [ 00000000]
p_Val2_20_1             (add            ) [ 00100010]
tmp_95                  (mux            ) [ 00000000]
p_Val2_20_2             (add            ) [ 00100010]
tmp_96                  (mux            ) [ 00000000]
p_Val2_20_3             (add            ) [ 00100010]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (store          ) [ 00000000]
StgValue_143            (store          ) [ 00000000]
StgValue_144            (specloopname   ) [ 00000000]
StgValue_145            (specloopname   ) [ 00000000]
StgValue_146            (specloopname   ) [ 00000000]
tmp_67                  (specregionbegin) [ 00000000]
StgValue_148            (specpipeline   ) [ 00000000]
tmp_V_83                (bitconcatenate ) [ 00000000]
StgValue_150            (write          ) [ 00000000]
StgValue_151            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_153            (br             ) [ 01111110]
StgValue_154            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights6_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights6_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights6_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights6_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str461"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str462"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str463"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str464"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str465"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str466"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str454"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str455"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str456"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str457"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str458"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str459"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="macRegisters_0_V_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="macRegisters_1_V_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="macRegisters_2_V_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="macRegisters_3_V_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_V_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_150_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="weights6_m_weights_V_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="weights6_m_weights_V_6_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="weights6_m_weights_V_8_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="weights6_m_weights_V_10_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights6_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights6_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_flatten5_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten5_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="24" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="1"/>
<pin id="230" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="nm_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="nm_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="sf_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="sf_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_65_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="exitcond_flatten5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvar_flatten_next5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond_flatten_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="0" index="1" bw="14" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="nm_mid_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_65_mid_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="12" slack="0"/>
<pin id="323" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65_mid/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="nm_t_mid_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="not_exitcond_flatten_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_291_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_291/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_66_mid_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_66_mid/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="nm_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_274_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_274/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sf_mid2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_339_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_339/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_65_mid1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65_mid1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_65_mid2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="12" slack="0"/>
<pin id="388" dir="0" index="2" bw="12" slack="0"/>
<pin id="389" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65_mid2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="nm_t_mid2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="nm_mid2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sf_cast1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_68_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_82_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sf_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvar_flatten_op_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="indvar_flatten_next_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="14" slack="0"/>
<pin id="441" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_69_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_08_cast4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast4/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_08_cast4_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast4_cast/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_0132_cast_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Val2_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_340_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="14" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_340/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="0" index="3" bw="5" slack="0"/>
<pin id="483" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_341_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_341/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_342_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_342/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_71_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_72_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="14" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="4" slack="0"/>
<pin id="511" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_73_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_74_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_0132_1_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Val2_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_343_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="15" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_343/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_90_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="15" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="0" index="3" bw="5" slack="0"/>
<pin id="553" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_344_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="15" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_344/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_345_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_345/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_77_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_78_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="4" slack="0"/>
<pin id="581" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_79_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_203_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_0132_2_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Val2_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_346_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="15" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_346/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_91_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="15" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="0" index="3" bw="5" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_347_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="15" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_347/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_348_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="0"/>
<pin id="638" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_348/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_81_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_83_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="15" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="0" index="3" bw="4" slack="0"/>
<pin id="651" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_84_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_203_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_0132_3_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Val2_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_349_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="15" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_349/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_92_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="15" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_350_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="15" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_350/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_351_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="15" slack="0"/>
<pin id="708" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_351/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_86_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_87_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="0" index="1" bw="15" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="0" index="3" bw="4" slack="0"/>
<pin id="721" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_88_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_203_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="macRegisters_0_V_3_s_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="4"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="macRegisters_1_V_3_s_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="4"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="macRegisters_2_V_3_s_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="4"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="macRegisters_3_V_3_s_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="4"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_89_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="qb_assign_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="1"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_75_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="macRegisters_0_V_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="qb_assign_1_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_204_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="macRegisters_1_V_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="qb_assign_1_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="0" index="1" bw="1" slack="1"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_204_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="macRegisters_2_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="qb_assign_1_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="1" slack="1"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_204_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp4_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="macRegisters_3_V_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="1"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="StgValue_127_store_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="4"/>
<pin id="835" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="StgValue_128_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="4"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="StgValue_129_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="4"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="StgValue_130_store_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="4"/>
<pin id="850" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_93_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="0" index="3" bw="2" slack="0"/>
<pin id="857" dir="0" index="4" bw="1" slack="0"/>
<pin id="858" dir="0" index="5" bw="1" slack="0"/>
<pin id="859" dir="0" index="6" bw="1" slack="0"/>
<pin id="860" dir="0" index="7" bw="1" slack="0"/>
<pin id="861" dir="0" index="8" bw="1" slack="0"/>
<pin id="862" dir="0" index="9" bw="1" slack="0"/>
<pin id="863" dir="0" index="10" bw="1" slack="0"/>
<pin id="864" dir="0" index="11" bw="1" slack="0"/>
<pin id="865" dir="0" index="12" bw="1" slack="0"/>
<pin id="866" dir="0" index="13" bw="1" slack="0"/>
<pin id="867" dir="0" index="14" bw="1" slack="0"/>
<pin id="868" dir="0" index="15" bw="1" slack="0"/>
<pin id="869" dir="0" index="16" bw="1" slack="0"/>
<pin id="870" dir="0" index="17" bw="1" slack="0"/>
<pin id="871" dir="0" index="18" bw="1" slack="0"/>
<pin id="872" dir="0" index="19" bw="1" slack="0"/>
<pin id="873" dir="0" index="20" bw="1" slack="0"/>
<pin id="874" dir="0" index="21" bw="1" slack="0"/>
<pin id="875" dir="0" index="22" bw="1" slack="0"/>
<pin id="876" dir="0" index="23" bw="1" slack="0"/>
<pin id="877" dir="0" index="24" bw="1" slack="0"/>
<pin id="878" dir="0" index="25" bw="1" slack="0"/>
<pin id="879" dir="0" index="26" bw="1" slack="0"/>
<pin id="880" dir="0" index="27" bw="1" slack="0"/>
<pin id="881" dir="0" index="28" bw="1" slack="0"/>
<pin id="882" dir="0" index="29" bw="1" slack="0"/>
<pin id="883" dir="0" index="30" bw="1" slack="0"/>
<pin id="884" dir="0" index="31" bw="1" slack="0"/>
<pin id="885" dir="0" index="32" bw="1" slack="0"/>
<pin id="886" dir="0" index="33" bw="5" slack="3"/>
<pin id="887" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="p_Val2_7_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_94_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="0" index="3" bw="2" slack="0"/>
<pin id="932" dir="0" index="4" bw="1" slack="0"/>
<pin id="933" dir="0" index="5" bw="2" slack="0"/>
<pin id="934" dir="0" index="6" bw="1" slack="0"/>
<pin id="935" dir="0" index="7" bw="1" slack="0"/>
<pin id="936" dir="0" index="8" bw="1" slack="0"/>
<pin id="937" dir="0" index="9" bw="1" slack="0"/>
<pin id="938" dir="0" index="10" bw="1" slack="0"/>
<pin id="939" dir="0" index="11" bw="1" slack="0"/>
<pin id="940" dir="0" index="12" bw="1" slack="0"/>
<pin id="941" dir="0" index="13" bw="1" slack="0"/>
<pin id="942" dir="0" index="14" bw="1" slack="0"/>
<pin id="943" dir="0" index="15" bw="1" slack="0"/>
<pin id="944" dir="0" index="16" bw="1" slack="0"/>
<pin id="945" dir="0" index="17" bw="1" slack="0"/>
<pin id="946" dir="0" index="18" bw="1" slack="0"/>
<pin id="947" dir="0" index="19" bw="1" slack="0"/>
<pin id="948" dir="0" index="20" bw="1" slack="0"/>
<pin id="949" dir="0" index="21" bw="1" slack="0"/>
<pin id="950" dir="0" index="22" bw="1" slack="0"/>
<pin id="951" dir="0" index="23" bw="2" slack="0"/>
<pin id="952" dir="0" index="24" bw="1" slack="0"/>
<pin id="953" dir="0" index="25" bw="1" slack="0"/>
<pin id="954" dir="0" index="26" bw="1" slack="0"/>
<pin id="955" dir="0" index="27" bw="2" slack="0"/>
<pin id="956" dir="0" index="28" bw="1" slack="0"/>
<pin id="957" dir="0" index="29" bw="1" slack="0"/>
<pin id="958" dir="0" index="30" bw="1" slack="0"/>
<pin id="959" dir="0" index="31" bw="1" slack="0"/>
<pin id="960" dir="0" index="32" bw="1" slack="0"/>
<pin id="961" dir="0" index="33" bw="5" slack="3"/>
<pin id="962" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_Val2_20_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="8" slack="0"/>
<pin id="999" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_95_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="0" index="3" bw="1" slack="0"/>
<pin id="1007" dir="0" index="4" bw="1" slack="0"/>
<pin id="1008" dir="0" index="5" bw="1" slack="0"/>
<pin id="1009" dir="0" index="6" bw="1" slack="0"/>
<pin id="1010" dir="0" index="7" bw="1" slack="0"/>
<pin id="1011" dir="0" index="8" bw="1" slack="0"/>
<pin id="1012" dir="0" index="9" bw="1" slack="0"/>
<pin id="1013" dir="0" index="10" bw="1" slack="0"/>
<pin id="1014" dir="0" index="11" bw="1" slack="0"/>
<pin id="1015" dir="0" index="12" bw="1" slack="0"/>
<pin id="1016" dir="0" index="13" bw="1" slack="0"/>
<pin id="1017" dir="0" index="14" bw="1" slack="0"/>
<pin id="1018" dir="0" index="15" bw="1" slack="0"/>
<pin id="1019" dir="0" index="16" bw="1" slack="0"/>
<pin id="1020" dir="0" index="17" bw="1" slack="0"/>
<pin id="1021" dir="0" index="18" bw="1" slack="0"/>
<pin id="1022" dir="0" index="19" bw="2" slack="0"/>
<pin id="1023" dir="0" index="20" bw="1" slack="0"/>
<pin id="1024" dir="0" index="21" bw="1" slack="0"/>
<pin id="1025" dir="0" index="22" bw="1" slack="0"/>
<pin id="1026" dir="0" index="23" bw="1" slack="0"/>
<pin id="1027" dir="0" index="24" bw="1" slack="0"/>
<pin id="1028" dir="0" index="25" bw="1" slack="0"/>
<pin id="1029" dir="0" index="26" bw="1" slack="0"/>
<pin id="1030" dir="0" index="27" bw="1" slack="0"/>
<pin id="1031" dir="0" index="28" bw="1" slack="0"/>
<pin id="1032" dir="0" index="29" bw="1" slack="0"/>
<pin id="1033" dir="0" index="30" bw="1" slack="0"/>
<pin id="1034" dir="0" index="31" bw="1" slack="0"/>
<pin id="1035" dir="0" index="32" bw="1" slack="0"/>
<pin id="1036" dir="0" index="33" bw="5" slack="3"/>
<pin id="1037" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="p_Val2_20_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_96_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="0" index="3" bw="1" slack="0"/>
<pin id="1082" dir="0" index="4" bw="1" slack="0"/>
<pin id="1083" dir="0" index="5" bw="1" slack="0"/>
<pin id="1084" dir="0" index="6" bw="2" slack="0"/>
<pin id="1085" dir="0" index="7" bw="1" slack="0"/>
<pin id="1086" dir="0" index="8" bw="1" slack="0"/>
<pin id="1087" dir="0" index="9" bw="1" slack="0"/>
<pin id="1088" dir="0" index="10" bw="1" slack="0"/>
<pin id="1089" dir="0" index="11" bw="1" slack="0"/>
<pin id="1090" dir="0" index="12" bw="1" slack="0"/>
<pin id="1091" dir="0" index="13" bw="1" slack="0"/>
<pin id="1092" dir="0" index="14" bw="1" slack="0"/>
<pin id="1093" dir="0" index="15" bw="1" slack="0"/>
<pin id="1094" dir="0" index="16" bw="1" slack="0"/>
<pin id="1095" dir="0" index="17" bw="1" slack="0"/>
<pin id="1096" dir="0" index="18" bw="1" slack="0"/>
<pin id="1097" dir="0" index="19" bw="1" slack="0"/>
<pin id="1098" dir="0" index="20" bw="1" slack="0"/>
<pin id="1099" dir="0" index="21" bw="1" slack="0"/>
<pin id="1100" dir="0" index="22" bw="1" slack="0"/>
<pin id="1101" dir="0" index="23" bw="1" slack="0"/>
<pin id="1102" dir="0" index="24" bw="1" slack="0"/>
<pin id="1103" dir="0" index="25" bw="1" slack="0"/>
<pin id="1104" dir="0" index="26" bw="1" slack="0"/>
<pin id="1105" dir="0" index="27" bw="1" slack="0"/>
<pin id="1106" dir="0" index="28" bw="1" slack="0"/>
<pin id="1107" dir="0" index="29" bw="1" slack="0"/>
<pin id="1108" dir="0" index="30" bw="1" slack="0"/>
<pin id="1109" dir="0" index="31" bw="1" slack="0"/>
<pin id="1110" dir="0" index="32" bw="1" slack="0"/>
<pin id="1111" dir="0" index="33" bw="5" slack="3"/>
<pin id="1112" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Val2_20_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="8" slack="0"/>
<pin id="1149" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_V_83_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="1"/>
<pin id="1155" dir="0" index="2" bw="8" slack="1"/>
<pin id="1156" dir="0" index="3" bw="8" slack="1"/>
<pin id="1157" dir="0" index="4" bw="8" slack="1"/>
<pin id="1158" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_83/6 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="macRegisters_0_V_3_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="0"/>
<pin id="1163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="macRegisters_1_V_3_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="macRegisters_2_V_3_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="0"/>
<pin id="1177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="macRegisters_3_V_3_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="exitcond_flatten5_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="indvar_flatten_next5_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="24" slack="0"/>
<pin id="1195" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="nm_t_mid2_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="5" slack="3"/>
<pin id="1200" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="nm_mid2_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="6" slack="0"/>
<pin id="1208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_68_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="12" slack="1"/>
<pin id="1213" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_82_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="3"/>
<pin id="1218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sf_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="0"/>
<pin id="1222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="indvar_flatten_next_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="14" slack="0"/>
<pin id="1227" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1230" class="1005" name="weights6_m_weights_V_4_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="12" slack="1"/>
<pin id="1232" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="weights6_m_weights_V_6_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="12" slack="1"/>
<pin id="1237" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="weights6_m_weights_V_8_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="12" slack="1"/>
<pin id="1242" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="weights6_m_weights_V_10_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="12" slack="1"/>
<pin id="1247" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights6_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_s_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="7" slack="1"/>
<pin id="1252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_341_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_341 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_74_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_90_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_344_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_344 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_203_1_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_1 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_91_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="1"/>
<pin id="1282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_347_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_347 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_203_2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_2 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="tmp_92_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="1"/>
<pin id="1297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="tmp_350_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_350 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_203_3_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_3 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="p_Val2_7_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="1"/>
<pin id="1312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="p_Val2_20_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="1"/>
<pin id="1317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="p_Val2_20_2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="1"/>
<pin id="1322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_2 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="p_Val2_20_3_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="1"/>
<pin id="1327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="132" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="243" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="221" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="221" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="232" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="243" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="285" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="305" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="281" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="305" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="254" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="311" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="305" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="254" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="353" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="347" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="319" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="347" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="373" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="327" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="347" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="353" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="311" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="365" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="385" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="365" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="365" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="232" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="80" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="305" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="80" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="455"><net_src comp="152" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="152" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="172" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="456" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="464" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="92" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="88" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="464" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="94" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="464" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="470" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="96" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="464" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="12" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="98" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="521"><net_src comp="100" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="500" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="185" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="452" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="534" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="92" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="104" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="563"><net_src comp="102" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="534" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="94" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="534" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="540" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="534" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="12" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="98" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="100" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="570" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="198" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="452" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="102" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="104" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="604" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="604" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="94" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="604" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="610" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="108" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="604" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="12" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="98" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="661"><net_src comp="100" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="646" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="640" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="54" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="211" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="452" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="102" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="694"><net_src comp="106" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="674" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="92" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="674" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="94" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="674" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="680" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="108" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="674" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="12" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="98" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="731"><net_src comp="100" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="716" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="710" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="54" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="762"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="740" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="752" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="782"><net_src comp="775" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="743" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="801"><net_src comp="794" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="746" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="813" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="749" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="808" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="789" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="769" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="888"><net_src comp="110" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="889"><net_src comp="48" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="890"><net_src comp="48" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="891"><net_src comp="112" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="852" pin=4"/></net>

<net id="893"><net_src comp="48" pin="0"/><net_sink comp="852" pin=5"/></net>

<net id="894"><net_src comp="78" pin="0"/><net_sink comp="852" pin=6"/></net>

<net id="895"><net_src comp="114" pin="0"/><net_sink comp="852" pin=7"/></net>

<net id="896"><net_src comp="48" pin="0"/><net_sink comp="852" pin=8"/></net>

<net id="897"><net_src comp="48" pin="0"/><net_sink comp="852" pin=9"/></net>

<net id="898"><net_src comp="114" pin="0"/><net_sink comp="852" pin=10"/></net>

<net id="899"><net_src comp="48" pin="0"/><net_sink comp="852" pin=11"/></net>

<net id="900"><net_src comp="48" pin="0"/><net_sink comp="852" pin=12"/></net>

<net id="901"><net_src comp="114" pin="0"/><net_sink comp="852" pin=13"/></net>

<net id="902"><net_src comp="48" pin="0"/><net_sink comp="852" pin=14"/></net>

<net id="903"><net_src comp="48" pin="0"/><net_sink comp="852" pin=15"/></net>

<net id="904"><net_src comp="114" pin="0"/><net_sink comp="852" pin=16"/></net>

<net id="905"><net_src comp="48" pin="0"/><net_sink comp="852" pin=17"/></net>

<net id="906"><net_src comp="48" pin="0"/><net_sink comp="852" pin=18"/></net>

<net id="907"><net_src comp="48" pin="0"/><net_sink comp="852" pin=19"/></net>

<net id="908"><net_src comp="48" pin="0"/><net_sink comp="852" pin=20"/></net>

<net id="909"><net_src comp="48" pin="0"/><net_sink comp="852" pin=21"/></net>

<net id="910"><net_src comp="48" pin="0"/><net_sink comp="852" pin=22"/></net>

<net id="911"><net_src comp="78" pin="0"/><net_sink comp="852" pin=23"/></net>

<net id="912"><net_src comp="48" pin="0"/><net_sink comp="852" pin=24"/></net>

<net id="913"><net_src comp="48" pin="0"/><net_sink comp="852" pin=25"/></net>

<net id="914"><net_src comp="114" pin="0"/><net_sink comp="852" pin=26"/></net>

<net id="915"><net_src comp="48" pin="0"/><net_sink comp="852" pin=27"/></net>

<net id="916"><net_src comp="48" pin="0"/><net_sink comp="852" pin=28"/></net>

<net id="917"><net_src comp="48" pin="0"/><net_sink comp="852" pin=29"/></net>

<net id="918"><net_src comp="48" pin="0"/><net_sink comp="852" pin=30"/></net>

<net id="919"><net_src comp="114" pin="0"/><net_sink comp="852" pin=31"/></net>

<net id="920"><net_src comp="48" pin="0"/><net_sink comp="852" pin=32"/></net>

<net id="925"><net_src comp="769" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="852" pin="34"/><net_sink comp="921" pin=1"/></net>

<net id="963"><net_src comp="110" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="965"><net_src comp="78" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="966"><net_src comp="112" pin="0"/><net_sink comp="927" pin=3"/></net>

<net id="967"><net_src comp="114" pin="0"/><net_sink comp="927" pin=4"/></net>

<net id="968"><net_src comp="112" pin="0"/><net_sink comp="927" pin=5"/></net>

<net id="969"><net_src comp="48" pin="0"/><net_sink comp="927" pin=6"/></net>

<net id="970"><net_src comp="48" pin="0"/><net_sink comp="927" pin=7"/></net>

<net id="971"><net_src comp="48" pin="0"/><net_sink comp="927" pin=8"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="927" pin=9"/></net>

<net id="973"><net_src comp="48" pin="0"/><net_sink comp="927" pin=10"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="927" pin=11"/></net>

<net id="975"><net_src comp="114" pin="0"/><net_sink comp="927" pin=12"/></net>

<net id="976"><net_src comp="48" pin="0"/><net_sink comp="927" pin=13"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="927" pin=14"/></net>

<net id="978"><net_src comp="114" pin="0"/><net_sink comp="927" pin=15"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="927" pin=16"/></net>

<net id="980"><net_src comp="48" pin="0"/><net_sink comp="927" pin=17"/></net>

<net id="981"><net_src comp="114" pin="0"/><net_sink comp="927" pin=18"/></net>

<net id="982"><net_src comp="114" pin="0"/><net_sink comp="927" pin=19"/></net>

<net id="983"><net_src comp="114" pin="0"/><net_sink comp="927" pin=20"/></net>

<net id="984"><net_src comp="114" pin="0"/><net_sink comp="927" pin=21"/></net>

<net id="985"><net_src comp="114" pin="0"/><net_sink comp="927" pin=22"/></net>

<net id="986"><net_src comp="112" pin="0"/><net_sink comp="927" pin=23"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="927" pin=24"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="927" pin=25"/></net>

<net id="989"><net_src comp="114" pin="0"/><net_sink comp="927" pin=26"/></net>

<net id="990"><net_src comp="112" pin="0"/><net_sink comp="927" pin=27"/></net>

<net id="991"><net_src comp="48" pin="0"/><net_sink comp="927" pin=28"/></net>

<net id="992"><net_src comp="48" pin="0"/><net_sink comp="927" pin=29"/></net>

<net id="993"><net_src comp="48" pin="0"/><net_sink comp="927" pin=30"/></net>

<net id="994"><net_src comp="48" pin="0"/><net_sink comp="927" pin=31"/></net>

<net id="995"><net_src comp="48" pin="0"/><net_sink comp="927" pin=32"/></net>

<net id="1000"><net_src comp="789" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="927" pin="34"/><net_sink comp="996" pin=1"/></net>

<net id="1038"><net_src comp="110" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1039"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1040"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1041"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1042"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=4"/></net>

<net id="1043"><net_src comp="114" pin="0"/><net_sink comp="1002" pin=5"/></net>

<net id="1044"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=6"/></net>

<net id="1045"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=7"/></net>

<net id="1046"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=8"/></net>

<net id="1047"><net_src comp="114" pin="0"/><net_sink comp="1002" pin=9"/></net>

<net id="1048"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=10"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=11"/></net>

<net id="1050"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=12"/></net>

<net id="1051"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=13"/></net>

<net id="1052"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=14"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=15"/></net>

<net id="1054"><net_src comp="114" pin="0"/><net_sink comp="1002" pin=16"/></net>

<net id="1055"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=17"/></net>

<net id="1056"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=18"/></net>

<net id="1057"><net_src comp="112" pin="0"/><net_sink comp="1002" pin=19"/></net>

<net id="1058"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=20"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=21"/></net>

<net id="1060"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=22"/></net>

<net id="1061"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=23"/></net>

<net id="1062"><net_src comp="114" pin="0"/><net_sink comp="1002" pin=24"/></net>

<net id="1063"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=25"/></net>

<net id="1064"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=26"/></net>

<net id="1065"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=27"/></net>

<net id="1066"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=28"/></net>

<net id="1067"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=29"/></net>

<net id="1068"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=30"/></net>

<net id="1069"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=31"/></net>

<net id="1070"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=32"/></net>

<net id="1075"><net_src comp="808" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1002" pin="34"/><net_sink comp="1071" pin=1"/></net>

<net id="1113"><net_src comp="110" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1114"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1115"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1116"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=3"/></net>

<net id="1117"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=4"/></net>

<net id="1118"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=5"/></net>

<net id="1119"><net_src comp="112" pin="0"/><net_sink comp="1077" pin=6"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=7"/></net>

<net id="1121"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=8"/></net>

<net id="1122"><net_src comp="78" pin="0"/><net_sink comp="1077" pin=9"/></net>

<net id="1123"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=10"/></net>

<net id="1124"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=11"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=12"/></net>

<net id="1126"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=13"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=14"/></net>

<net id="1128"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=15"/></net>

<net id="1129"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=16"/></net>

<net id="1130"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=17"/></net>

<net id="1131"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=18"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=19"/></net>

<net id="1133"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=20"/></net>

<net id="1134"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=21"/></net>

<net id="1135"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=22"/></net>

<net id="1136"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=23"/></net>

<net id="1137"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=24"/></net>

<net id="1138"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=25"/></net>

<net id="1139"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=26"/></net>

<net id="1140"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=27"/></net>

<net id="1141"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=28"/></net>

<net id="1142"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=29"/></net>

<net id="1143"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=30"/></net>

<net id="1144"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=31"/></net>

<net id="1145"><net_src comp="48" pin="0"/><net_sink comp="1077" pin=32"/></net>

<net id="1150"><net_src comp="827" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1077" pin="34"/><net_sink comp="1146" pin=1"/></net>

<net id="1159"><net_src comp="130" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="5"/><net_sink comp="158" pin=2"/></net>

<net id="1164"><net_src comp="136" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1171"><net_src comp="140" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1178"><net_src comp="144" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1185"><net_src comp="148" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1192"><net_src comp="293" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="299" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1201"><net_src comp="393" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="852" pin=33"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="927" pin=33"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="1002" pin=33"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="1077" pin=33"/></net>

<net id="1209"><net_src comp="401" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1214"><net_src comp="413" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1219"><net_src comp="419" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="425" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1228"><net_src comp="437" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1233"><net_src comp="165" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1238"><net_src comp="178" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1243"><net_src comp="191" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1248"><net_src comp="204" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1253"><net_src comp="478" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1258"><net_src comp="488" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1263"><net_src comp="524" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1268"><net_src comp="548" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1273"><net_src comp="558" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1278"><net_src comp="594" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1283"><net_src comp="618" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1288"><net_src comp="628" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1293"><net_src comp="664" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1298"><net_src comp="688" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1303"><net_src comp="698" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1308"><net_src comp="734" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1313"><net_src comp="921" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1152" pin=4"/></net>

<net id="1318"><net_src comp="996" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1152" pin=3"/></net>

<net id="1323"><net_src comp="1071" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1328"><net_src comp="1146" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new395 : in_V_V | {4 }
	Port: Conv1DMac_new395 : weights6_m_weights_V | {3 4 }
	Port: Conv1DMac_new395 : weights6_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new395 : weights6_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new395 : weights6_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_65 : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_65_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_291 : 1
		tmp_66_mid : 2
		nm_1 : 3
		tmp_274 : 2
		sf_mid2 : 2
		tmp_339 : 4
		tmp_65_mid1 : 5
		tmp_65_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_68 : 4
		tmp_82 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights6_m_weights_V_4 : 1
		weights6_m_weights_V_5 : 2
		weights6_m_weights_V_6 : 1
		weights6_m_weights_V_7 : 2
		weights6_m_weights_V_8 : 1
		weights6_m_weights_V_9 : 2
		weights6_m_weights_V_10 : 1
		weights6_m_weights_V_11 : 2
	State 4
		p_0132_cast_cast : 1
		p_Val2_s : 2
		tmp_340 : 3
		tmp_s : 3
		tmp_341 : 3
		tmp_342 : 3
		tmp_71 : 4
		tmp_72 : 3
		tmp_73 : 4
		tmp_74 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_343 : 3
		tmp_90 : 3
		tmp_344 : 3
		tmp_345 : 3
		tmp_77 : 4
		tmp_78 : 3
		tmp_79 : 4
		tmp_203_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_346 : 3
		tmp_91 : 3
		tmp_347 : 3
		tmp_348 : 3
		tmp_81 : 4
		tmp_83 : 3
		tmp_84 : 4
		tmp_203_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_349 : 3
		tmp_92 : 3
		tmp_350 : 3
		tmp_351 : 3
		tmp_86 : 4
		tmp_87 : 3
		tmp_88 : 4
		tmp_203_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		StgValue_130 : 3
		p_Val2_7 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
	State 6
		StgValue_150 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_93_fu_852        |    0    |    0    |   145   |
|    mux   |        tmp_94_fu_927        |    0    |    0    |   145   |
|          |        tmp_95_fu_1002       |    0    |    0    |   145   |
|          |        tmp_96_fu_1077       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next5_fu_299 |    0    |    0    |    31   |
|          |         nm_1_fu_353         |    0    |    0    |    15   |
|          |        tmp_68_fu_413        |    0    |    0    |    19   |
|          |         sf_1_fu_425         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_431  |    0    |    0    |    21   |
|          |         tmp1_fu_763         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_769   |    0    |    0    |    8    |
|          |         tmp2_fu_783         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_789   |    0    |    0    |    8    |
|          |         tmp3_fu_802         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_808   |    0    |    0    |    8    |
|          |         tmp4_fu_821         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_827   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_921       |    0    |    0    |    15   |
|          |      p_Val2_20_1_fu_996     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1071     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1146     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_464       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_534       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_604       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_674       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten5_fu_293  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_305   |    0    |    0    |    13   |
|          |        tmp_291_fu_341       |    0    |    0    |    11   |
|   icmp   |        tmp_82_fu_419        |    0    |    0    |    11   |
|          |        tmp_74_fu_524        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_594      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_664      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_734      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_311        |    0    |    0    |    6    |
|          |      tmp_65_mid_fu_319      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_327       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_365       |    0    |    0    |    8    |
|          |      tmp_65_mid2_fu_385     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_393      |    0    |    0    |    5    |
|          |        nm_mid2_fu_401       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_437 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_66_mid_fu_347      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_755     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_775    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_794    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_813    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_274_fu_359       |    0    |    0    |    2    |
|          |        tmp_71_fu_500        |    0    |    0    |    2    |
|    or    |        tmp_77_fu_570        |    0    |    0    |    2    |
|          |        tmp_81_fu_640        |    0    |    0    |    2    |
|          |        tmp_86_fu_710        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_335 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_152      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_150_write_fu_158  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_281         |    0    |    0    |    0    |
|          |        tmp_339_fu_373       |    0    |    0    |    0    |
|   trunc  |        tmp_342_fu_496       |    0    |    0    |    0    |
|          |        tmp_345_fu_566       |    0    |    0    |    0    |
|          |        tmp_348_fu_636       |    0    |    0    |    0    |
|          |        tmp_351_fu_706       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_65_fu_285        |    0    |    0    |    0    |
|          |      tmp_65_mid1_fu_377     |    0    |    0    |    0    |
|          |        tmp_73_fu_516        |    0    |    0    |    0    |
|bitconcatenate|        tmp_79_fu_586        |    0    |    0    |    0    |
|          |        tmp_84_fu_656        |    0    |    0    |    0    |
|          |        tmp_88_fu_726        |    0    |    0    |    0    |
|          |       tmp_V_83_fu_1152      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_409       |    0    |    0    |    0    |
|          |        tmp_69_fu_445        |    0    |    0    |    0    |
|   zext   |        tmp_75_fu_759        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_779      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_798      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_817      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_08_cast4_fu_452      |    0    |    0    |    0    |
|          |    p_08_cast4_cast_fu_456   |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_460   |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_530    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_600    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_670    |    0    |    0    |    0    |
|          |        tmp_89_fu_752        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_340_fu_470       |    0    |    0    |    0    |
|          |        tmp_341_fu_488       |    0    |    0    |    0    |
|          |        tmp_343_fu_540       |    0    |    0    |    0    |
| bitselect|        tmp_344_fu_558       |    0    |    0    |    0    |
|          |        tmp_346_fu_610       |    0    |    0    |    0    |
|          |        tmp_347_fu_628       |    0    |    0    |    0    |
|          |        tmp_349_fu_680       |    0    |    0    |    0    |
|          |        tmp_350_fu_698       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_478        |    0    |    0    |    0    |
|          |        tmp_72_fu_506        |    0    |    0    |    0    |
|          |        tmp_90_fu_548        |    0    |    0    |    0    |
|partselect|        tmp_78_fu_576        |    0    |    0    |    0    |
|          |        tmp_91_fu_618        |    0    |    0    |    0    |
|          |        tmp_83_fu_646        |    0    |    0    |    0    |
|          |        tmp_92_fu_688        |    0    |    0    |    0    |
|          |        tmp_87_fu_716        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1156  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten5_reg_1189   |    1   |
|     indvar_flatten5_reg_217    |   24   |
|  indvar_flatten_next5_reg_1193 |   24   |
|  indvar_flatten_next_reg_1225  |   14   |
|     indvar_flatten_reg_228     |   14   |
|   macRegisters_0_V_3_reg_1161  |    8   |
|   macRegisters_1_V_3_reg_1168  |    8   |
|   macRegisters_2_V_3_reg_1175  |    8   |
|   macRegisters_3_V_3_reg_1182  |    8   |
|        nm_mid2_reg_1206        |    6   |
|           nm_reg_239           |    6   |
|       nm_t_mid2_reg_1198       |    5   |
|      p_Val2_20_1_reg_1315      |    8   |
|      p_Val2_20_2_reg_1320      |    8   |
|      p_Val2_20_3_reg_1325      |    8   |
|        p_Val2_7_reg_1310       |    8   |
|          sf_1_reg_1220         |    8   |
|           sf_reg_250           |    8   |
|       tmp_203_1_reg_1275       |    1   |
|       tmp_203_2_reg_1290       |    1   |
|       tmp_203_3_reg_1305       |    1   |
|        tmp_341_reg_1255        |    1   |
|        tmp_344_reg_1270        |    1   |
|        tmp_347_reg_1285        |    1   |
|        tmp_350_reg_1300        |    1   |
|         tmp_68_reg_1211        |   12   |
|         tmp_74_reg_1260        |    1   |
|         tmp_82_reg_1216        |    1   |
|         tmp_90_reg_1265        |    8   |
|         tmp_91_reg_1280        |    8   |
|         tmp_92_reg_1295        |    8   |
|         tmp_s_reg_1250         |    7   |
|weights6_m_weights_V_10_reg_1245|   12   |
| weights6_m_weights_V_4_reg_1230|   12   |
| weights6_m_weights_V_6_reg_1235|   12   |
| weights6_m_weights_V_8_reg_1240|   12   |
+--------------------------------+--------+
|              Total             |   274  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_185 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_198 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   274  |  1192  |
+-----------+--------+--------+--------+--------+
