Protel Design System Design Rule Check
PCB File : D:\Git\Ic Tester\Ic Tester\Ic Tester.PcbDoc
Date     : 10/10/2024
Time     : 5:19:58 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +5 Between Pad L-2(77.117mm,124.841mm) on Bottom Layer And Pad C8-2(77.425mm,124.841mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C9-2(74.34mm,124.841mm) on Bottom Layer And Track (74.422mm,115.451mm)(74.422mm,118.523mm) on Bottom Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=1.5mm) (Preferred=0.305mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad ALCD1-(110.786mm,109.939mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad ALCD1-(110.786mm,78.951mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad ALCD1-(35.856mm,109.939mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad ALCD1-(35.856mm,78.951mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,119.9mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,120.35mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,119.9mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,120.75mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,119.9mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.35mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,120.75mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.35mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.35mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.55mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.75mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.75mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.55mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,120.75mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.95mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.55mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.95mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,122.4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.55mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,121.95mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.55mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,122.4mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.95mm) on Multi-Layer And Pad DC Power Jack1-1(39.909mm,122.4mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,120.15mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,120.65mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,120.15mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,121.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,120.65mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,121.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,120.65mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,121.65mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,121.15mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,121.65mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,121.15mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,122.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-2(33.909mm,121.65mm) on Multi-Layer And Pad DC Power Jack1-2(33.909mm,122.15mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(36.009mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(36.509mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(36.009mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(36.509mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(36.509mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(37.509mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(37.509mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(38.009mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad DC Power Jack1-3(37.509mm,116.45mm) on Multi-Layer And Pad DC Power Jack1-3(38.009mm,116.45mm) on Multi-Layer Pad/Via Touching Holes
Rule Violations :29

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad C5-2(74.385mm,118.491mm) on Top Layer And Via (75.946mm,118.491mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad C9-2(74.34mm,124.841mm) on Bottom Layer And Via (73.152mm,123.317mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.254mm) Between Pad Q1-3(121.539mm,119.126mm) on Multi-Layer And Via (121.031mm,117.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.135mm] / [Bottom Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad R10-1(115.697mm,123.526mm) on Top Layer And Via (114.061mm,123.304mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad R20-2(74.467mm,118.618mm) on Bottom Layer And Via (75.946mm,118.491mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad R22-2(77.425mm,118.491mm) on Top Layer And Via (75.946mm,118.491mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad R23-1(74.34mm,124.841mm) on Top Layer And Via (73.152mm,123.317mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Via (115.443mm,111.379mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Via (115.443mm,111.379mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U1-1(80.542mm,120.589mm) on Top Layer And Pad U1-2(80.542mm,121.539mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U1-2(80.542mm,121.539mm) on Top Layer And Pad U1-3(80.542mm,122.489mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Pad U1-3(80.542mm,122.489mm) on Top Layer And Via (81.915mm,123.063mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U1-4(78.232mm,122.489mm) on Top Layer And Pad U1-5(78.232mm,121.539mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U1-5(78.232mm,121.539mm) on Top Layer And Pad U1-6(78.232mm,120.589mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
Rule Violations :14

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Arc (110.816mm,109.939mm) on Top Overlay And Pad ALCD1-(110.786mm,109.939mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Arc (110.816mm,78.938mm) on Top Overlay And Pad ALCD1-(110.786mm,78.951mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Arc (111.887mm,126.38mm) on Top Overlay And Pad R9-2(110.707mm,127.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (121.54mm,121.691mm) on Top Overlay And Pad R_RST1-2(125.095mm,118.282mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (35.816mm,109.939mm) on Top Overlay And Pad ALCD1-(35.856mm,109.939mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (35.816mm,78.938mm) on Top Overlay And Pad ALCD1-(35.856mm,78.951mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Area Fill (61.333mm,118.302mm) (61.832mm,122.277mm) on Top Overlay And Pad D1-2(61.595mm,118.689mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Area Fill (90.759mm,121.667mm) (91.359mm,123.367mm) on Top Overlay And Pad BZT1-2(91.059mm,121.467mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(110.786mm,109.939mm) on Multi-Layer And Track (113.316mm,76.438mm)(113.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(110.786mm,109.939mm) on Multi-Layer And Track (33.316mm,112.438mm)(113.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(110.786mm,78.951mm) on Multi-Layer And Track (113.316mm,76.438mm)(113.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(110.786mm,78.951mm) on Multi-Layer And Track (33.316mm,76.438mm)(113.316mm,76.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(35.856mm,109.939mm) on Multi-Layer And Track (33.316mm,112.438mm)(113.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(35.856mm,109.939mm) on Multi-Layer And Track (33.316mm,76.438mm)(33.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(35.856mm,78.951mm) on Multi-Layer And Track (33.316mm,76.438mm)(113.316mm,76.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ALCD1-(35.856mm,78.951mm) on Multi-Layer And Track (33.316mm,76.438mm)(33.316mm,112.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-1(41.148mm,110.026mm) on Multi-Layer And Track (40.259mm,108.839mm)(40.259mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-1(41.148mm,110.026mm) on Multi-Layer And Track (42.037mm,108.839mm)(42.037mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-10(64.008mm,110.026mm) on Multi-Layer And Track (63.119mm,108.839mm)(63.119mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-10(64.008mm,110.026mm) on Multi-Layer And Track (64.897mm,108.839mm)(64.897mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-11(66.548mm,110.026mm) on Multi-Layer And Track (65.659mm,108.839mm)(65.659mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-11(66.548mm,110.026mm) on Multi-Layer And Track (67.437mm,108.839mm)(67.437mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-12(69.088mm,110.026mm) on Multi-Layer And Track (68.199mm,108.839mm)(68.199mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-12(69.088mm,110.026mm) on Multi-Layer And Track (69.977mm,108.839mm)(69.977mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-13(71.628mm,110.026mm) on Multi-Layer And Track (70.739mm,108.839mm)(70.739mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-13(71.628mm,110.026mm) on Multi-Layer And Track (72.517mm,108.839mm)(72.517mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-14(74.168mm,110.026mm) on Multi-Layer And Track (73.279mm,108.839mm)(73.279mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-14(74.168mm,110.026mm) on Multi-Layer And Track (75.057mm,108.839mm)(75.057mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-15(76.708mm,110.026mm) on Multi-Layer And Track (75.819mm,108.839mm)(75.819mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-15(76.708mm,110.026mm) on Multi-Layer And Track (77.597mm,108.839mm)(77.597mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-16(79.248mm,110.026mm) on Multi-Layer And Track (78.359mm,108.839mm)(78.359mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-16(79.248mm,110.026mm) on Multi-Layer And Track (80.137mm,108.839mm)(80.137mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-2(43.688mm,110.026mm) on Multi-Layer And Track (42.799mm,108.839mm)(42.799mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-2(43.688mm,110.026mm) on Multi-Layer And Track (44.577mm,108.839mm)(44.577mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-3(46.228mm,110.026mm) on Multi-Layer And Track (45.339mm,108.839mm)(45.339mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-3(46.228mm,110.026mm) on Multi-Layer And Track (47.117mm,108.839mm)(47.117mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-4(48.768mm,110.026mm) on Multi-Layer And Track (47.879mm,108.839mm)(47.879mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-4(48.768mm,110.026mm) on Multi-Layer And Track (49.657mm,108.839mm)(49.657mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-5(51.308mm,110.026mm) on Multi-Layer And Track (50.419mm,108.839mm)(50.419mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-5(51.308mm,110.026mm) on Multi-Layer And Track (52.197mm,108.839mm)(52.197mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-6(53.848mm,110.026mm) on Multi-Layer And Track (52.959mm,108.839mm)(52.959mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-6(53.848mm,110.026mm) on Multi-Layer And Track (54.737mm,108.839mm)(54.737mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-7(56.388mm,110.026mm) on Multi-Layer And Track (55.499mm,108.839mm)(55.499mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-7(56.388mm,110.026mm) on Multi-Layer And Track (57.277mm,108.839mm)(57.277mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-8(58.928mm,110.026mm) on Multi-Layer And Track (58.039mm,108.839mm)(58.039mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-8(58.928mm,110.026mm) on Multi-Layer And Track (59.817mm,108.839mm)(59.817mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-9(61.468mm,110.026mm) on Multi-Layer And Track (60.579mm,108.839mm)(60.579mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad ALCD1-9(61.468mm,110.026mm) on Multi-Layer And Track (62.357mm,108.839mm)(62.357mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ATmega1-1(127.889mm,125.349mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-10(127.889mm,102.489mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-11(127.889mm,99.949mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-12(127.889mm,97.409mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-13(127.889mm,94.869mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-14(127.889mm,92.329mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-15(127.889mm,89.789mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-16(127.889mm,87.249mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-17(127.889mm,84.709mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-18(127.889mm,82.169mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-19(127.889mm,79.629mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-2(127.889mm,122.809mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-20(127.889mm,77.089mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-21(143.129mm,77.089mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-22(143.129mm,79.629mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-23(143.129mm,82.169mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-24(143.129mm,84.709mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-25(143.129mm,87.249mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-26(143.129mm,89.789mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-27(143.129mm,92.329mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-28(143.129mm,94.869mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-29(143.129mm,97.409mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-3(127.889mm,120.269mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-30(143.129mm,99.949mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-31(143.129mm,102.489mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-32(143.129mm,105.029mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-33(143.129mm,107.569mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-34(143.129mm,110.109mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-35(143.129mm,112.649mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-36(143.129mm,115.189mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-37(143.129mm,117.729mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-38(143.129mm,120.269mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-39(143.129mm,122.809mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-4(127.889mm,117.729mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-40(143.129mm,125.349mm) on Multi-Layer And Track (141.609mm,74.719mm)(141.609mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad ATmega1-5(127.889mm,115.189mm) on Multi-Layer And Text "R_RST1" (123.198mm,116.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-5(127.889mm,115.189mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-6(127.889mm,112.649mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-7(127.889mm,110.109mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-8(127.889mm,107.569mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad ATmega1-9(127.889mm,105.029mm) on Multi-Layer And Track (129.409mm,74.719mm)(129.409mm,127.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BZT1-2(91.059mm,121.467mm) on Top Layer And Track (91.759mm,121.567mm)(92.059mm,121.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BZT1-2(91.059mm,121.467mm) on Top Layer And Track (91.759mm,121.867mm)(91.909mm,121.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BZT1-2(91.059mm,121.467mm) on Top Layer And Track (91.759mm,121.867mm)(92.059mm,121.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C_Oscillator1-1(115.906mm,97.917mm) on Top Layer And Track (114.935mm,96.901mm)(114.935mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator1-1(115.906mm,97.917mm) on Top Layer And Track (114.935mm,96.901mm)(116.395mm,96.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator1-1(115.906mm,97.917mm) on Top Layer And Track (114.935mm,98.933mm)(116.395mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator1-2(119.806mm,97.917mm) on Top Layer And Track (119.317mm,96.901mm)(120.777mm,96.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator1-2(119.806mm,97.917mm) on Top Layer And Track (119.317mm,98.933mm)(120.777mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C_Oscillator1-2(119.806mm,97.917mm) on Top Layer And Track (120.777mm,96.901mm)(120.777mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C_Oscillator2-1(115.779mm,93.091mm) on Top Layer And Track (114.808mm,92.075mm)(114.808mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator2-1(115.779mm,93.091mm) on Top Layer And Track (114.808mm,92.075mm)(116.269mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator2-1(115.779mm,93.091mm) on Top Layer And Track (114.808mm,94.107mm)(116.269mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator2-2(119.679mm,93.091mm) on Top Layer And Track (119.189mm,92.075mm)(120.65mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C_Oscillator2-2(119.679mm,93.091mm) on Top Layer And Track (119.189mm,94.107mm)(120.65mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C_Oscillator2-2(119.679mm,93.091mm) on Top Layer And Track (120.65mm,92.075mm)(120.65mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-1(67.056mm,123.235mm) on Bottom Layer And Track (66.04mm,122.746mm)(66.04mm,124.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C10-1(67.056mm,123.235mm) on Bottom Layer And Track (66.04mm,124.206mm)(68.072mm,124.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-1(67.056mm,123.235mm) on Bottom Layer And Track (68.072mm,122.746mm)(68.072mm,124.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-2(67.056mm,119.335mm) on Bottom Layer And Track (66.04mm,118.364mm)(66.04mm,119.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C10-2(67.056mm,119.335mm) on Bottom Layer And Track (66.04mm,118.364mm)(68.072mm,118.364mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C10-2(67.056mm,119.335mm) on Bottom Layer And Track (68.072mm,118.364mm)(68.072mm,119.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C1-1(31.815mm,81.325mm) on Top Layer And Track (30.799mm,80.835mm)(30.799mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C1-1(31.815mm,81.325mm) on Top Layer And Track (30.799mm,82.296mm)(32.831mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C1-1(31.815mm,81.325mm) on Top Layer And Track (32.831mm,80.835mm)(32.831mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C1-2(31.815mm,77.425mm) on Top Layer And Track (30.799mm,76.454mm)(30.799mm,77.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C1-2(31.815mm,77.425mm) on Top Layer And Track (30.799mm,76.454mm)(32.831mm,76.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C1-2(31.815mm,77.425mm) on Top Layer And Track (32.831mm,76.454mm)(32.831mm,77.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C2-1(118.782mm,114.427mm) on Top Layer And Track (117.811mm,113.411mm)(117.811mm,115.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C2-1(118.782mm,114.427mm) on Top Layer And Track (117.811mm,113.411mm)(119.271mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C2-1(118.782mm,114.427mm) on Top Layer And Track (117.811mm,115.443mm)(119.271mm,115.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C2-2(122.682mm,114.427mm) on Top Layer And Track (122.192mm,113.411mm)(123.653mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C2-2(122.682mm,114.427mm) on Top Layer And Track (122.192mm,115.443mm)(123.653mm,115.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C2-2(122.682mm,114.427mm) on Top Layer And Track (123.653mm,113.411mm)(123.653mm,115.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C3-1(31.16mm,99.822mm) on Top Layer And Text "C3" (30.101mm,97.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C3-1(31.16mm,99.822mm) on Top Layer And Track (30.671mm,100.838mm)(32.131mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C3-1(31.16mm,99.822mm) on Top Layer And Track (30.671mm,98.806mm)(32.131mm,98.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C3-1(31.16mm,99.822mm) on Top Layer And Track (32.131mm,98.806mm)(32.131mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C3-2(27.26mm,99.822mm) on Top Layer And Track (26.289mm,100.838mm)(27.75mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C3-2(27.26mm,99.822mm) on Top Layer And Track (26.289mm,98.806mm)(26.289mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C3-2(27.26mm,99.822mm) on Top Layer And Track (26.289mm,98.806mm)(27.75mm,98.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C4-1(70.485mm,121.666mm) on Top Layer And Track (69.514mm,120.65mm)(69.514mm,122.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C4-1(70.485mm,121.666mm) on Top Layer And Track (69.514mm,120.65mm)(70.975mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C4-1(70.485mm,121.666mm) on Top Layer And Track (69.514mm,122.682mm)(70.975mm,122.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C4-2(74.385mm,121.666mm) on Top Layer And Track (73.896mm,120.65mm)(75.356mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C4-2(74.385mm,121.666mm) on Top Layer And Track (73.896mm,122.682mm)(75.356mm,122.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C4-2(74.385mm,121.666mm) on Top Layer And Track (75.356mm,120.65mm)(75.356mm,122.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C5-1(70.485mm,118.491mm) on Top Layer And Track (69.514mm,117.475mm)(69.514mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-1(70.485mm,118.491mm) on Top Layer And Track (69.514mm,117.475mm)(70.975mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-1(70.485mm,118.491mm) on Top Layer And Track (69.514mm,119.507mm)(70.975mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-2(74.385mm,118.491mm) on Top Layer And Track (73.896mm,117.475mm)(75.356mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C5-2(74.385mm,118.491mm) on Top Layer And Track (73.896mm,119.507mm)(75.356mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C5-2(74.385mm,118.491mm) on Top Layer And Track (75.356mm,117.475mm)(75.356mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(77.552mm,118.491mm) on Bottom Layer And Text "C7" (76.965mm,117.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C7-1(77.552mm,118.491mm) on Bottom Layer And Track (76.581mm,117.475mm)(76.581mm,119.507mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C7-1(77.552mm,118.491mm) on Bottom Layer And Track (76.581mm,117.475mm)(78.041mm,117.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C7-1(77.552mm,118.491mm) on Bottom Layer And Track (76.581mm,119.507mm)(78.041mm,119.507mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C7-2(81.452mm,118.491mm) on Bottom Layer And Track (80.963mm,117.475mm)(82.423mm,117.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C7-2(81.452mm,118.491mm) on Bottom Layer And Track (80.963mm,119.507mm)(82.423mm,119.507mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C7-2(81.452mm,118.491mm) on Bottom Layer And Track (82.423mm,117.475mm)(82.423mm,119.507mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C8-1(81.325mm,124.841mm) on Top Layer And Track (80.835mm,123.825mm)(82.296mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C8-1(81.325mm,124.841mm) on Top Layer And Track (80.835mm,125.857mm)(82.296mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C8-1(81.325mm,124.841mm) on Top Layer And Track (82.296mm,123.825mm)(82.296mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C8-2(77.425mm,124.841mm) on Top Layer And Track (76.454mm,123.825mm)(76.454mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C8-2(77.425mm,124.841mm) on Top Layer And Track (76.454mm,123.825mm)(77.915mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C8-2(77.425mm,124.841mm) on Top Layer And Track (76.454mm,125.857mm)(77.915mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C9-1(70.44mm,124.841mm) on Bottom Layer And Track (69.469mm,123.825mm)(69.469mm,125.857mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C9-1(70.44mm,124.841mm) on Bottom Layer And Track (69.469mm,123.825mm)(70.93mm,123.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C9-1(70.44mm,124.841mm) on Bottom Layer And Track (69.469mm,125.857mm)(70.93mm,125.857mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C9-2(74.34mm,124.841mm) on Bottom Layer And Track (73.85mm,123.825mm)(75.311mm,123.825mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad C9-2(74.34mm,124.841mm) on Bottom Layer And Track (73.85mm,125.857mm)(75.311mm,125.857mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C9-2(74.34mm,124.841mm) on Bottom Layer And Track (75.311mm,123.825mm)(75.311mm,125.857mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer And Track (40.609mm,116.25mm)(40.609mm,118.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad DC Power Jack1-1(39.909mm,121.15mm) on Multi-Layer And Track (40.609mm,125.65mm)(40.609mm,123.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer And Track (26.319mm,116.25mm)(34.809mm,116.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad DC Power Jack1-3(37.009mm,116.45mm) on Multi-Layer And Track (39.209mm,116.25mm)(40.609mm,116.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad F1-1(44.704mm,120.143mm) on Top Layer And Track (43.688mm,119.38mm)(43.688mm,121.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(44.704mm,120.143mm) on Top Layer And Track (43.688mm,121.193mm)(43.879mm,121.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-1(44.704mm,120.143mm) on Top Layer And Track (45.529mm,121.193mm)(45.72mm,121.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad F1-1(44.704mm,120.143mm) on Top Layer And Track (45.72mm,119.38mm)(45.72mm,121.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad F1-2(44.704mm,123.443mm) on Top Layer And Track (43.688mm,122.393mm)(43.688mm,124.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-2(44.704mm,123.443mm) on Top Layer And Track (43.688mm,122.393mm)(43.879mm,122.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad F1-2(44.704mm,123.443mm) on Top Layer And Track (45.529mm,122.393mm)(45.72mm,122.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad F1-2(44.704mm,123.443mm) on Top Layer And Track (45.72mm,122.393mm)(45.72mm,124.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad L-1(80.137mm,124.841mm) on Bottom Layer And Track (79.727mm,123.791mm)(80.827mm,123.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad L-1(80.137mm,124.841mm) on Bottom Layer And Track (79.727mm,125.891mm)(80.827mm,125.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad L-1(80.137mm,124.841mm) on Bottom Layer And Track (80.827mm,123.791mm)(80.827mm,125.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad L-2(77.117mm,124.841mm) on Bottom Layer And Track (76.427mm,123.791mm)(76.427mm,125.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad L-2(77.117mm,124.841mm) on Bottom Layer And Track (76.427mm,123.791mm)(77.527mm,123.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad L-2(77.117mm,124.841mm) on Bottom Layer And Track (76.427mm,125.891mm)(77.527mm,125.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_RST1-1(125.095mm,114.382mm) on Top Layer And Track (124.079mm,113.411mm)(124.079mm,114.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R_RST1-1(125.095mm,114.382mm) on Top Layer And Track (124.079mm,113.411mm)(126.111mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_RST1-1(125.095mm,114.382mm) on Top Layer And Track (126.111mm,113.411mm)(126.111mm,114.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_RST1-2(125.095mm,118.282mm) on Top Layer And Track (124.079mm,117.793mm)(124.079mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R_RST1-2(125.095mm,118.282mm) on Top Layer And Track (124.079mm,119.253mm)(126.111mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_RST1-2(125.095mm,118.282mm) on Top Layer And Track (126.111mm,117.793mm)(126.111mm,119.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_SW1-1(27.113mm,81.325mm) on Top Layer And Track (26.097mm,80.835mm)(26.097mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R_SW1-1(27.113mm,81.325mm) on Top Layer And Track (26.097mm,82.296mm)(28.129mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_SW1-1(27.113mm,81.325mm) on Top Layer And Track (28.129mm,80.835mm)(28.129mm,82.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_SW1-2(27.113mm,77.425mm) on Top Layer And Track (26.097mm,76.454mm)(26.097mm,77.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R_SW1-2(27.113mm,77.425mm) on Top Layer And Track (26.097mm,76.454mm)(28.129mm,76.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R_SW1-2(27.113mm,77.425mm) on Top Layer And Track (28.129mm,76.454mm)(28.129mm,77.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R10-1(115.697mm,123.526mm) on Top Layer And Track (114.681mm,122.555mm)(114.681mm,124.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R10-1(115.697mm,123.526mm) on Top Layer And Track (114.681mm,122.555mm)(116.713mm,122.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R10-1(115.697mm,123.526mm) on Top Layer And Track (116.713mm,122.555mm)(116.713mm,124.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R10-2(115.697mm,127.426mm) on Top Layer And Track (114.681mm,126.936mm)(114.681mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R10-2(115.697mm,127.426mm) on Top Layer And Track (114.681mm,128.397mm)(116.713mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R10-2(115.697mm,127.426mm) on Top Layer And Track (116.713mm,126.936mm)(116.713mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(115.697mm,127.317mm) on Bottom Layer And Track (114.605mm,124.955mm)(114.605mm,128.308mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R1-1(115.697mm,127.317mm) on Bottom Layer And Track (114.605mm,128.308mm)(116.789mm,128.308mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(115.697mm,127.317mm) on Bottom Layer And Track (116.789mm,124.955mm)(116.789mm,128.308mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R11-1(100.367mm,127.381mm) on Top Layer And Track (99.396mm,126.365mm)(100.856mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R11-1(100.367mm,127.381mm) on Top Layer And Track (99.396mm,126.365mm)(99.396mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R11-1(100.367mm,127.381mm) on Top Layer And Track (99.396mm,128.397mm)(100.856mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R11-2(104.267mm,127.381mm) on Top Layer And Text "R11" (101.664mm,126.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R11-2(104.267mm,127.381mm) on Top Layer And Track (103.777mm,126.365mm)(105.238mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R11-2(104.267mm,127.381mm) on Top Layer And Track (103.777mm,128.397mm)(105.238mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R11-2(104.267mm,127.381mm) on Top Layer And Track (105.238mm,126.365mm)(105.238mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(115.697mm,124.397mm) on Bottom Layer And Track (114.605mm,123.406mm)(114.605mm,124.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R1-2(115.697mm,124.397mm) on Bottom Layer And Track (114.605mm,123.406mm)(116.789mm,123.406mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(115.697mm,124.397mm) on Bottom Layer And Track (114.605mm,124.955mm)(114.605mm,128.308mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(115.697mm,124.397mm) on Bottom Layer And Track (116.789mm,123.406mm)(116.789mm,124.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(115.697mm,124.397mm) on Bottom Layer And Track (116.789mm,124.955mm)(116.789mm,128.308mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-1(115.697mm,104.966mm) on Bottom Layer And Track (114.605mm,103.975mm)(114.605mm,107.328mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R12-1(115.697mm,104.966mm) on Bottom Layer And Track (114.605mm,103.975mm)(116.789mm,103.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-1(115.697mm,104.966mm) on Bottom Layer And Track (116.789mm,103.975mm)(116.789mm,107.328mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(115.697mm,107.886mm) on Bottom Layer And Track (114.605mm,103.975mm)(114.605mm,107.328mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(115.697mm,107.886mm) on Bottom Layer And Track (114.605mm,107.328mm)(114.605mm,108.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R12-2(115.697mm,107.886mm) on Bottom Layer And Track (114.605mm,108.877mm)(116.789mm,108.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(115.697mm,107.886mm) on Bottom Layer And Track (116.789mm,103.975mm)(116.789mm,107.328mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(115.697mm,107.886mm) on Bottom Layer And Track (116.789mm,107.328mm)(116.789mm,108.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R13-1(100.412mm,127.381mm) on Bottom Layer And Track (99.441mm,126.365mm)(100.901mm,126.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R13-1(100.412mm,127.381mm) on Bottom Layer And Track (99.441mm,126.365mm)(99.441mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R13-1(100.412mm,127.381mm) on Bottom Layer And Track (99.441mm,128.397mm)(100.901mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad R13-2(104.312mm,127.381mm) on Bottom Layer And Text "R13" (103.395mm,127.007mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R13-2(104.312mm,127.381mm) on Bottom Layer And Track (103.823mm,126.365mm)(105.283mm,126.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R13-2(104.312mm,127.381mm) on Bottom Layer And Track (103.823mm,128.397mm)(105.283mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R13-2(104.312mm,127.381mm) on Bottom Layer And Track (105.283mm,126.365mm)(105.283mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R14-1(106.889mm,127.508mm) on Bottom Layer And Text "R14" (109.75mm,127.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R14-1(106.889mm,127.508mm) on Bottom Layer And Track (105.918mm,126.492mm)(105.918mm,128.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R14-1(106.889mm,127.508mm) on Bottom Layer And Track (105.918mm,126.492mm)(107.379mm,126.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R14-1(106.889mm,127.508mm) on Bottom Layer And Track (105.918mm,128.524mm)(107.379mm,128.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R14-2(110.789mm,127.508mm) on Bottom Layer And Text "R14" (109.75mm,127.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R14-2(110.789mm,127.508mm) on Bottom Layer And Track (110.299mm,126.492mm)(111.76mm,126.492mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R14-2(110.789mm,127.508mm) on Bottom Layer And Track (110.299mm,128.524mm)(111.76mm,128.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R14-2(110.789mm,127.508mm) on Bottom Layer And Track (111.76mm,126.492mm)(111.76mm,128.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R15-1(79.248mm,113.792mm) on Bottom Layer And Track (78.257mm,112.7mm)(78.257mm,114.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-1(79.248mm,113.792mm) on Bottom Layer And Track (78.257mm,112.7mm)(81.61mm,112.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-1(79.248mm,113.792mm) on Bottom Layer And Track (78.257mm,114.884mm)(81.61mm,114.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(82.169mm,113.792mm) on Bottom Layer And Track (78.257mm,112.7mm)(81.61mm,112.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(82.169mm,113.792mm) on Bottom Layer And Track (78.257mm,114.884mm)(81.61mm,114.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(82.169mm,113.792mm) on Bottom Layer And Track (81.61mm,112.7mm)(83.16mm,112.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(82.169mm,113.792mm) on Bottom Layer And Track (81.61mm,114.884mm)(83.16mm,114.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R15-2(82.169mm,113.792mm) on Bottom Layer And Track (83.16mm,112.7mm)(83.16mm,114.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-1(56.388mm,103.695mm) on Top Layer And Track (55.296mm,102.705mm)(55.296mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R16-1(56.388mm,103.695mm) on Top Layer And Track (55.296mm,102.705mm)(57.48mm,102.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-1(56.388mm,103.695mm) on Top Layer And Track (57.48mm,102.705mm)(57.48mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(56.388mm,106.617mm) on Top Layer And Track (55.296mm,102.705mm)(55.296mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(56.388mm,106.617mm) on Top Layer And Track (55.296mm,106.058mm)(55.296mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R16-2(56.388mm,106.617mm) on Top Layer And Track (55.296mm,107.607mm)(57.48mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(56.388mm,106.617mm) on Top Layer And Track (57.48mm,102.705mm)(57.48mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(56.388mm,106.617mm) on Top Layer And Track (57.48mm,106.058mm)(57.48mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-1(58.928mm,103.695mm) on Top Layer And Track (57.836mm,102.705mm)(57.836mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R17-1(58.928mm,103.695mm) on Top Layer And Track (57.836mm,102.705mm)(60.02mm,102.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-1(58.928mm,103.695mm) on Top Layer And Track (60.02mm,102.705mm)(60.02mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(58.928mm,106.617mm) on Top Layer And Track (57.836mm,102.705mm)(57.836mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(58.928mm,106.617mm) on Top Layer And Track (57.836mm,106.058mm)(57.836mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R17-2(58.928mm,106.617mm) on Top Layer And Track (57.836mm,107.607mm)(60.02mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(58.928mm,106.617mm) on Top Layer And Track (60.02mm,102.705mm)(60.02mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(58.928mm,106.617mm) on Top Layer And Track (60.02mm,106.058mm)(60.02mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-1(61.468mm,103.695mm) on Top Layer And Track (60.376mm,102.705mm)(60.376mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R18-1(61.468mm,103.695mm) on Top Layer And Track (60.376mm,102.705mm)(62.56mm,102.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-1(61.468mm,103.695mm) on Top Layer And Track (62.56mm,102.705mm)(62.56mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(61.468mm,106.617mm) on Top Layer And Track (60.376mm,102.705mm)(60.376mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(61.468mm,106.617mm) on Top Layer And Track (60.376mm,106.058mm)(60.376mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R18-2(61.468mm,106.617mm) on Top Layer And Track (60.376mm,107.607mm)(62.56mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(61.468mm,106.617mm) on Top Layer And Track (62.56mm,102.705mm)(62.56mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(61.468mm,106.617mm) on Top Layer And Track (62.56mm,106.058mm)(62.56mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-1(64.008mm,103.695mm) on Top Layer And Track (62.916mm,102.705mm)(62.916mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R19-1(64.008mm,103.695mm) on Top Layer And Track (62.916mm,102.705mm)(65.1mm,102.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-1(64.008mm,103.695mm) on Top Layer And Track (65.1mm,102.705mm)(65.1mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(64.008mm,106.617mm) on Top Layer And Track (62.916mm,102.705mm)(62.916mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(64.008mm,106.617mm) on Top Layer And Track (62.916mm,106.058mm)(62.916mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R19-2(64.008mm,106.617mm) on Top Layer And Track (62.916mm,107.607mm)(65.1mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(64.008mm,106.617mm) on Top Layer And Track (65.1mm,102.705mm)(65.1mm,106.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(64.008mm,106.617mm) on Top Layer And Track (65.1mm,106.058mm)(65.1mm,107.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R20-1(70.567mm,118.618mm) on Bottom Layer And Track (69.596mm,117.602mm)(69.596mm,119.634mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R20-1(70.567mm,118.618mm) on Bottom Layer And Track (69.596mm,117.602mm)(71.056mm,117.602mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R20-1(70.567mm,118.618mm) on Bottom Layer And Track (69.596mm,119.634mm)(71.056mm,119.634mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R20-2(74.467mm,118.618mm) on Bottom Layer And Track (73.978mm,117.602mm)(75.438mm,117.602mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R20-2(74.467mm,118.618mm) on Bottom Layer And Track (73.978mm,119.634mm)(75.438mm,119.634mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R20-2(74.467mm,118.618mm) on Bottom Layer And Track (75.438mm,117.602mm)(75.438mm,119.634mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(115.697mm,121.222mm) on Bottom Layer And Track (114.605mm,118.859mm)(114.605mm,122.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R2-1(115.697mm,121.222mm) on Bottom Layer And Track (114.605mm,122.212mm)(116.789mm,122.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(115.697mm,121.222mm) on Bottom Layer And Track (116.789mm,118.859mm)(116.789mm,122.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R21-1(67.056mm,123.235mm) on Top Layer And Track (66.04mm,122.746mm)(66.04mm,124.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R21-1(67.056mm,123.235mm) on Top Layer And Track (66.04mm,124.206mm)(68.072mm,124.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R21-1(67.056mm,123.235mm) on Top Layer And Track (68.072mm,122.746mm)(68.072mm,124.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R21-2(67.056mm,119.335mm) on Top Layer And Track (66.04mm,118.364mm)(66.04mm,119.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R21-2(67.056mm,119.335mm) on Top Layer And Track (66.04mm,118.364mm)(68.072mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R21-2(67.056mm,119.335mm) on Top Layer And Track (68.072mm,118.364mm)(68.072mm,119.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(115.697mm,118.3mm) on Bottom Layer And Track (114.605mm,117.31mm)(114.605mm,118.859mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R2-2(115.697mm,118.3mm) on Bottom Layer And Track (114.605mm,117.31mm)(116.789mm,117.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(115.697mm,118.3mm) on Bottom Layer And Track (114.605mm,118.859mm)(114.605mm,122.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(115.697mm,118.3mm) on Bottom Layer And Track (116.789mm,117.31mm)(116.789mm,118.859mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(115.697mm,118.3mm) on Bottom Layer And Track (116.789mm,118.859mm)(116.789mm,122.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R22-1(81.325mm,118.491mm) on Top Layer And Track (80.835mm,117.475mm)(82.296mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R22-1(81.325mm,118.491mm) on Top Layer And Track (80.835mm,119.507mm)(82.296mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R22-1(81.325mm,118.491mm) on Top Layer And Track (82.296mm,117.475mm)(82.296mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R22-2(77.425mm,118.491mm) on Top Layer And Track (76.454mm,117.475mm)(76.454mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R22-2(77.425mm,118.491mm) on Top Layer And Track (76.454mm,117.475mm)(77.915mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R22-2(77.425mm,118.491mm) on Top Layer And Track (76.454mm,119.507mm)(77.915mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-1(74.34mm,124.841mm) on Top Layer And Track (73.85mm,123.825mm)(75.311mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-1(74.34mm,124.841mm) on Top Layer And Track (73.85mm,125.857mm)(75.311mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R23-1(74.34mm,124.841mm) on Top Layer And Track (75.311mm,123.825mm)(75.311mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R23-2(70.44mm,124.841mm) on Top Layer And Text "C4" (69.339mm,122.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R23-2(70.44mm,124.841mm) on Top Layer And Track (69.469mm,123.825mm)(69.469mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-2(70.44mm,124.841mm) on Top Layer And Track (69.469mm,123.825mm)(70.93mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R23-2(70.44mm,124.841mm) on Top Layer And Track (69.469mm,125.857mm)(70.93mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R24-1(84.201mm,124.886mm) on Top Layer And Track (83.185mm,124.397mm)(83.185mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R24-1(84.201mm,124.886mm) on Top Layer And Track (83.185mm,125.857mm)(85.217mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R24-1(84.201mm,124.886mm) on Top Layer And Track (85.217mm,124.397mm)(85.217mm,125.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R24-2(84.201mm,120.986mm) on Top Layer And Track (83.185mm,120.015mm)(83.185mm,121.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R24-2(84.201mm,120.986mm) on Top Layer And Track (83.185mm,120.015mm)(85.217mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R24-2(84.201mm,120.986mm) on Top Layer And Track (85.217mm,120.015mm)(85.217mm,121.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-1(131.445mm,110.871mm) on Bottom Layer And Track (130.353mm,109.88mm)(130.353mm,113.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R25-1(131.445mm,110.871mm) on Bottom Layer And Track (130.353mm,109.88mm)(132.537mm,109.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-1(131.445mm,110.871mm) on Bottom Layer And Track (132.537mm,109.88mm)(132.537mm,113.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(131.445mm,113.792mm) on Bottom Layer And Track (130.353mm,109.88mm)(130.353mm,113.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(131.445mm,113.792mm) on Bottom Layer And Track (130.353mm,113.233mm)(130.353mm,114.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R25-2(131.445mm,113.792mm) on Bottom Layer And Track (130.353mm,114.783mm)(132.537mm,114.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(131.445mm,113.792mm) on Bottom Layer And Track (132.537mm,109.88mm)(132.537mm,113.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(131.445mm,113.792mm) on Bottom Layer And Track (132.537mm,113.233mm)(132.537mm,114.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(115.697mm,121.031mm) on Top Layer And Track (114.605mm,118.669mm)(114.605mm,122.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R3-1(115.697mm,121.031mm) on Top Layer And Track (114.605mm,122.022mm)(116.789mm,122.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(115.697mm,121.031mm) on Top Layer And Track (116.789mm,118.669mm)(116.789mm,122.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(115.697mm,118.11mm) on Top Layer And Track (114.605mm,117.119mm)(114.605mm,118.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R3-2(115.697mm,118.11mm) on Top Layer And Track (114.605mm,117.119mm)(116.789mm,117.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(115.697mm,118.11mm) on Top Layer And Track (114.605mm,118.669mm)(114.605mm,122.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(115.697mm,118.11mm) on Top Layer And Track (116.789mm,117.119mm)(116.789mm,118.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(115.697mm,118.11mm) on Top Layer And Track (116.789mm,118.669mm)(116.789mm,122.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(115.697mm,115.824mm) on Bottom Layer And Track (114.605mm,113.462mm)(114.605mm,116.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R4-1(115.697mm,115.824mm) on Bottom Layer And Track (114.605mm,116.815mm)(116.789mm,116.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(115.697mm,115.824mm) on Bottom Layer And Track (116.789mm,113.462mm)(116.789mm,116.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Track (114.605mm,111.912mm)(114.605mm,113.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Track (114.605mm,111.912mm)(116.789mm,111.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Track (114.605mm,113.462mm)(114.605mm,116.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Track (116.789mm,111.912mm)(116.789mm,113.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(115.697mm,112.903mm) on Bottom Layer And Track (116.789mm,113.462mm)(116.789mm,116.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(115.57mm,115.76mm) on Top Layer And Track (114.478mm,113.398mm)(114.478mm,116.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R5-1(115.57mm,115.76mm) on Top Layer And Track (114.478mm,116.751mm)(116.662mm,116.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(115.57mm,115.76mm) on Top Layer And Track (116.662mm,113.398mm)(116.662mm,116.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Track (114.478mm,111.849mm)(114.478mm,113.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Track (114.478mm,111.849mm)(116.662mm,111.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Track (114.478mm,113.398mm)(114.478mm,116.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Track (116.662mm,111.849mm)(116.662mm,113.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(115.57mm,112.84mm) on Top Layer And Track (116.662mm,113.398mm)(116.662mm,116.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(115.697mm,107.95mm) on Top Layer And Track (114.605mm,105.588mm)(114.605mm,108.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R6-1(115.697mm,107.95mm) on Top Layer And Track (114.605mm,108.941mm)(116.789mm,108.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(115.697mm,107.95mm) on Top Layer And Track (116.789mm,105.588mm)(116.789mm,108.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(115.697mm,105.029mm) on Top Layer And Track (114.605mm,104.038mm)(114.605mm,105.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R6-2(115.697mm,105.029mm) on Top Layer And Track (114.605mm,104.038mm)(116.789mm,104.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(115.697mm,105.029mm) on Top Layer And Track (114.605mm,105.588mm)(114.605mm,108.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(115.697mm,105.029mm) on Top Layer And Track (116.789mm,104.038mm)(116.789mm,105.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(115.697mm,105.029mm) on Top Layer And Track (116.789mm,105.588mm)(116.789mm,108.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R7-1(93.808mm,127.381mm) on Bottom Layer And Track (92.837mm,126.365mm)(92.837mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R7-1(93.808mm,127.381mm) on Bottom Layer And Track (92.837mm,126.365mm)(94.297mm,126.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R7-1(93.808mm,127.381mm) on Bottom Layer And Track (92.837mm,128.397mm)(94.297mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R7-2(97.708mm,127.381mm) on Bottom Layer And Track (97.219mm,126.365mm)(98.679mm,126.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R7-2(97.708mm,127.381mm) on Bottom Layer And Track (97.219mm,128.397mm)(98.679mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R7-2(97.708mm,127.381mm) on Bottom Layer And Track (98.679mm,126.365mm)(98.679mm,128.397mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R8-1(93.779mm,127.381mm) on Top Layer And Track (92.809mm,126.365mm)(92.809mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R8-1(93.779mm,127.381mm) on Top Layer And Track (92.809mm,126.365mm)(94.269mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R8-1(93.779mm,127.381mm) on Top Layer And Track (92.809mm,128.397mm)(94.269mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R8-2(97.68mm,127.381mm) on Top Layer And Text "R8" (95.403mm,126.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R8-2(97.68mm,127.381mm) on Top Layer And Track (97.19mm,126.365mm)(98.651mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R8-2(97.68mm,127.381mm) on Top Layer And Track (97.19mm,128.397mm)(98.651mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R8-2(97.68mm,127.381mm) on Top Layer And Track (98.651mm,126.365mm)(98.651mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R9-1(106.807mm,127.381mm) on Top Layer And Track (105.836mm,126.365mm)(105.836mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R9-1(106.807mm,127.381mm) on Top Layer And Track (105.836mm,126.365mm)(107.297mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R9-1(106.807mm,127.381mm) on Top Layer And Track (105.836mm,128.397mm)(107.297mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R9-2(110.707mm,127.381mm) on Top Layer And Track (110.218mm,126.365mm)(111.678mm,126.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R9-2(110.707mm,127.381mm) on Top Layer And Track (110.218mm,128.397mm)(111.678mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R9-2(110.707mm,127.381mm) on Top Layer And Track (111.678mm,126.365mm)(111.678mm,128.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-1(27.241mm,88.456mm) on Multi-Layer And Track (26.162mm,87.884mm)(26.162mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-1(27.241mm,88.456mm) on Multi-Layer And Track (26.162mm,87.884mm)(32.766mm,87.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-1(27.241mm,95.441mm) on Multi-Layer And Track (26.162mm,87.884mm)(26.162mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-1(27.241mm,95.441mm) on Multi-Layer And Track (26.162mm,96.012mm)(32.766mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-2(31.686mm,88.456mm) on Multi-Layer And Track (26.162mm,87.884mm)(32.766mm,87.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-2(31.686mm,88.456mm) on Multi-Layer And Track (32.766mm,87.884mm)(32.766mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-2(31.686mm,95.441mm) on Multi-Layer And Track (26.162mm,96.012mm)(32.766mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET1-2(31.686mm,95.441mm) on Multi-Layer And Track (32.766mm,87.884mm)(32.766mm,96.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad RESET2-1(123.254mm,104.966mm) on Multi-Layer And Text "RESET2" (118.512mm,102.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-1(123.254mm,104.966mm) on Multi-Layer And Track (117.729mm,104.394mm)(124.333mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-1(123.254mm,104.966mm) on Multi-Layer And Track (124.333mm,104.394mm)(124.333mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-1(123.254mm,111.951mm) on Multi-Layer And Track (117.729mm,112.522mm)(124.333mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-1(123.254mm,111.951mm) on Multi-Layer And Track (124.333mm,104.394mm)(124.333mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad RESET2-2(118.808mm,104.966mm) on Multi-Layer And Text "RESET2" (118.512mm,102.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-2(118.808mm,104.966mm) on Multi-Layer And Track (117.729mm,104.394mm)(117.729mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-2(118.808mm,104.966mm) on Multi-Layer And Track (117.729mm,104.394mm)(124.333mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-2(118.808mm,111.951mm) on Multi-Layer And Track (117.729mm,104.394mm)(117.729mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET2-2(118.808mm,111.951mm) on Multi-Layer And Track (117.729mm,112.522mm)(124.333mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad Shit LED1-1(84.138mm,118.491mm) on Top Layer And Track (83.147mm,117.399mm)(83.147mm,119.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-1(84.138mm,118.491mm) on Top Layer And Track (83.147mm,117.399mm)(86.5mm,117.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-1(84.138mm,118.491mm) on Top Layer And Track (83.147mm,119.583mm)(86.5mm,119.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-2(87.058mm,118.491mm) on Top Layer And Track (83.147mm,117.399mm)(86.5mm,117.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-2(87.058mm,118.491mm) on Top Layer And Track (83.147mm,119.583mm)(86.5mm,119.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-2(87.058mm,118.491mm) on Top Layer And Track (86.5mm,117.399mm)(88.049mm,117.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Shit LED1-2(87.058mm,118.491mm) on Top Layer And Track (86.5mm,119.583mm)(88.049mm,119.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad Shit LED1-2(87.058mm,118.491mm) on Top Layer And Track (88.049mm,117.399mm)(88.049mm,119.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
Rule Violations :398

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "1" (26.528mm,102.115mm) on Top Overlay And Track (26.317mm,103.03mm)(31.148mm,103.03mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "BZT1" (89.919mm,120.758mm) on Top Overlay And Track (90.209mm,121.867mm)(90.209mm,124.767mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "C_Oscillator2" (114.656mm,94.894mm) on Top Overlay And Track (121.285mm,91.948mm)(121.285mm,95.377mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "C_Oscillator2" (114.656mm,94.894mm) on Top Overlay And Track (121.285mm,95.377mm)(121.285mm,98.806mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C1" (30.183mm,82.547mm) on Top Overlay And Track (30.799mm,82.296mm)(32.831mm,82.296mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "C3" (30.101mm,97.914mm) on Top Overlay And Track (30.671mm,98.806mm)(32.131mm,98.806mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "C4" (69.339mm,122.933mm) on Top Overlay And Track (69.469mm,123.825mm)(69.469mm,125.857mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "C4" (69.339mm,122.933mm) on Top Overlay And Track (69.469mm,123.825mm)(70.93mm,123.825mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C4" (69.339mm,122.933mm) on Top Overlay And Track (69.514mm,120.65mm)(69.514mm,122.682mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "C4" (69.339mm,122.933mm) on Top Overlay And Track (69.514mm,122.682mm)(70.975mm,122.682mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "C7" (76.965mm,117.091mm) on Bottom Overlay And Track (73.978mm,117.602mm)(75.438mm,117.602mm) on Bottom Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C7" (76.965mm,117.091mm) on Bottom Overlay And Track (75.438mm,117.602mm)(75.438mm,119.634mm) on Bottom Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (76.965mm,117.091mm) on Bottom Overlay And Track (76.581mm,117.475mm)(76.581mm,119.507mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (76.965mm,117.091mm) on Bottom Overlay And Track (76.581mm,117.475mm)(78.041mm,117.475mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Dr.Ajami -  Arahsh Nowrouzi - Arshia Madadi" (40.894mm,83.566mm) on Bottom Overlay And Text "Ic Tester" (40.894mm,81.869mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "J1" (91.625mm,115.45mm) on Top Overlay And Track (92.837mm,115.57mm)(113.157mm,115.57mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "J1" (91.625mm,115.45mm) on Top Overlay And Track (92.837mm,115.57mm)(92.837mm,125.73mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "LED_TPS1" (85.351mm,126.419mm) on Top Overlay And Track (86.353mm,125.636mm)(86.753mm,126.136mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "LED_TPS1" (85.351mm,126.419mm) on Top Overlay And Track (86.753mm,126.136mm)(88.253mm,126.136mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "LED_TPS1" (85.351mm,126.419mm) on Top Overlay And Track (88.253mm,126.136mm)(88.653mm,125.636mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_RST1" (123.198mm,116.005mm) on Top Overlay And Track (124.32mm,115.582mm)(124.32mm,117.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_RST1" (123.198mm,116.005mm) on Top Overlay And Track (125.87mm,115.582mm)(125.87mm,117.082mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R1" (114.43mm,128.352mm) on Bottom Overlay And Track (114.605mm,124.955mm)(114.605mm,128.308mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R1" (114.43mm,128.352mm) on Bottom Overlay And Track (114.605mm,128.308mm)(116.789mm,128.308mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R10" (114.42mm,126.728mm) on Top Overlay And Track (114.681mm,126.936mm)(114.681mm,128.397mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R10" (114.42mm,126.728mm) on Top Overlay And Track (114.681mm,128.397mm)(116.713mm,128.397mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "R12" (114.303mm,109.239mm) on Bottom Overlay And Track (114.605mm,103.975mm)(114.605mm,107.328mm) on Bottom Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "R12" (114.303mm,109.239mm) on Bottom Overlay And Track (114.605mm,107.328mm)(114.605mm,108.877mm) on Bottom Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "R12" (114.303mm,109.239mm) on Bottom Overlay And Track (114.605mm,108.877mm)(116.789mm,108.877mm) on Bottom Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R15" (84.131mm,114.826mm) on Bottom Overlay And Track (81.61mm,114.884mm)(83.16mm,114.884mm) on Bottom Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R15" (84.131mm,114.826mm) on Bottom Overlay And Track (83.16mm,112.7mm)(83.16mm,114.884mm) on Bottom Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R16" (55.479mm,101.606mm) on Top Overlay And Track (55.296mm,102.705mm)(57.48mm,102.705mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "R17" (58.144mm,101.724mm) on Top Overlay And Track (57.836mm,102.705mm)(60.02mm,102.705mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "R17" (58.144mm,101.724mm) on Top Overlay And Track (60.02mm,102.705mm)(60.02mm,106.058mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R18" (60.688mm,101.734mm) on Top Overlay And Track (60.376mm,102.705mm)(62.56mm,102.705mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "R18" (60.688mm,101.734mm) on Top Overlay And Track (62.56mm,102.705mm)(62.56mm,106.058mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R19" (63.231mm,101.734mm) on Top Overlay And Track (62.916mm,102.705mm)(65.1mm,102.705mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R19" (63.231mm,101.734mm) on Top Overlay And Track (65.1mm,102.705mm)(65.1mm,106.058mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R2" (114.43mm,122.212mm) on Bottom Overlay And Track (114.605mm,118.859mm)(114.605mm,122.212mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R2" (114.43mm,122.212mm) on Bottom Overlay And Track (114.605mm,122.212mm)(116.789mm,122.212mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R3" (114.42mm,120.804mm) on Top Overlay And Track (114.605mm,118.669mm)(114.605mm,122.022mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "R3" (114.42mm,120.804mm) on Top Overlay And Track (114.605mm,122.022mm)(116.789mm,122.022mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R4" (114.43mm,116.818mm) on Bottom Overlay And Track (114.605mm,113.462mm)(114.605mm,116.815mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "R4" (114.43mm,116.818mm) on Bottom Overlay And Track (114.605mm,116.815mm)(116.789mm,116.815mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (114.421mm,115.596mm) on Top Overlay And Track (114.478mm,113.398mm)(114.478mm,116.751mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.006mm < 0.254mm) Between Text "R5" (114.421mm,115.596mm) on Top Overlay And Track (114.478mm,116.751mm)(116.662mm,116.751mm) on Top Overlay Silk Text to Silk Clearance [0.006mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (114.167mm,107.72mm) on Top Overlay And Track (113.316mm,76.438mm)(113.316mm,112.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R7" (96.498mm,126.87mm) on Bottom Overlay And Track (95.008mm,126.606mm)(96.508mm,126.606mm) on Bottom Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R8" (95.403mm,126.88mm) on Top Overlay And Track (94.979mm,126.606mm)(96.48mm,126.606mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "R9" (108.233mm,127.261mm) on Top Overlay And Track (108.007mm,128.156mm)(109.507mm,128.156mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
Rule Violations :50

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 497
Waived Violations : 0
Time Elapsed        : 00:00:02