# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:05:16 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
# ** Error: (vsim-3063) Port 'opcode' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/detection_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 209
# Error loading design
# End time: 22:05:17 on Jan 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:05:47 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'detection_unit'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/detection_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 209
# ** Warning: (vsim-3722) C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v(209): [TFMPC] - Missing connection for port 'INST_ID_EX'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'detection_unit'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /TB_RISCV/riscv_top1/detection_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 209
# ** Warning: (vsim-3722) C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v(209): [TFMPC] - Missing connection for port 'INST_ID_EX'.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:06:39 on Jan 28,2022, Elapsed time: 0:00:52
# Errors: 0, Warnings: 7
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:06:39 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been failed!
# output_port = 0x1 (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 205 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:30:11 on Jan 28,2022, Elapsed time: 0:23:32
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:30:11 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been passed
# Test #    7 has been passed
# Test #    8 has been passed
# Test #    9 has been passed
# Test #   10 has been passed
# Test #   11 has been passed
# Test #   12 has been passed
# Test #   13 has been failed!
# output_port = 0xc (Ans : 0x2)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 275 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
