Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Apr 05 00:42:24 2018
| Host         : Chiang-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_50M/LED_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pushbutton/SPUP/dff1/Q_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pushbutton/SPUP/dff2/Q_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.855        0.000                      0                 2431        0.261        0.000                      0                 2431        4.500        0.000                       0                  1237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.855        0.000                      0                 2431        0.261        0.000                      0                 2431        4.500        0.000                       0                  1237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.534ns (35.107%)  route 2.835ns (64.893%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.676     9.457    pushbutton/G4/clear
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.534ns (35.107%)  route 2.835ns (64.893%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.676     9.457    pushbutton/G4/clear
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.534ns (35.107%)  route 2.835ns (64.893%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.676     9.457    pushbutton/G4/clear
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.534ns (35.107%)  route 2.835ns (64.893%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.676     9.457    pushbutton/G4/clear
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  pushbutton/G4/COUNT_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.534ns (36.252%)  route 2.697ns (63.748%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.538     9.319    pushbutton/G4/clear
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.445    14.786    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.713    14.313    pushbutton/G4/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.534ns (36.252%)  route 2.697ns (63.748%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.538     9.319    pushbutton/G4/clear
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.445    14.786    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.713    14.313    pushbutton/G4/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.534ns (36.252%)  route 2.697ns (63.748%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.538     9.319    pushbutton/G4/clear
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.445    14.786    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.713    14.313    pushbutton/G4/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.534ns (36.252%)  route 2.697ns (63.748%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.538     9.319    pushbutton/G4/clear
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.445    14.786    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  pushbutton/G4/COUNT_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.713    14.313    pushbutton/G4/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.534ns (37.607%)  route 2.545ns (62.393%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.385     9.166    pushbutton/G4/clear
    SLICE_X38Y7          FDRE                                         r  pushbutton/G4/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  pushbutton/G4/COUNT_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 pushbutton/G4/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/G4/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.534ns (37.607%)  route 2.545ns (62.393%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.566     5.087    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  pushbutton/G4/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  pushbutton/G4/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.160     6.765    pushbutton/G4/COUNT_reg[4]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  pushbutton/G4/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.889    pushbutton/G4/COUNT0_carry_i_3__3_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.439 r  pushbutton/G4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.439    pushbutton/G4/COUNT0_carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  pushbutton/G4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.553    pushbutton/G4/COUNT0_carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.781 r  pushbutton/G4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.385     9.166    pushbutton/G4/clear
    SLICE_X38Y7          FDRE                                         r  pushbutton/G4/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        1.444    14.785    pushbutton/G4/CLK_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  pushbutton/G4/COUNT_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.713    14.312    pushbutton/G4/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_50M/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_50M/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.562     1.445    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  clock_50M/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_50M/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    clock_50M/COUNT_reg[11]
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clock_50M/COUNT_reg[8]_i_1__35/O[3]
                         net (fo=1, routed)           0.000     1.811    clock_50M/COUNT_reg[8]_i_1__35_n_4
    SLICE_X15Y35         FDRE                                         r  clock_50M/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.831     1.958    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  clock_50M/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    clock_50M/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_50M/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_50M/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.563     1.446    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  clock_50M/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_50M/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    clock_50M/COUNT_reg[19]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_50M/COUNT_reg[16]_i_1__35/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_50M/COUNT_reg[16]_i_1__35_n_4
    SLICE_X15Y37         FDRE                                         r  clock_50M/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.832     1.959    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  clock_50M/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_50M/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_50M/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_50M/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.564     1.447    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  clock_50M/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_50M/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    clock_50M/COUNT_reg[23]
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clock_50M/COUNT_reg[20]_i_1__35/O[3]
                         net (fo=1, routed)           0.000     1.813    clock_50M/COUNT_reg[20]_i_1__35_n_4
    SLICE_X15Y38         FDRE                                         r  clock_50M/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.834     1.961    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  clock_50M/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    clock_50M/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_50M/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_50M/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.562     1.445    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  clock_50M/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_50M/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    clock_50M/COUNT_reg[7]
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clock_50M/COUNT_reg[4]_i_1__35/O[3]
                         net (fo=1, routed)           0.000     1.811    clock_50M/COUNT_reg[4]_i_1__35_n_4
    SLICE_X15Y34         FDRE                                         r  clock_50M/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.830     1.957    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  clock_50M/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X15Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    clock_50M/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_50M/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_50M/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.565     1.448    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  clock_50M/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clock_50M/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.706    clock_50M/COUNT_reg[31]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clock_50M/COUNT_reg[28]_i_1__35/O[3]
                         net (fo=1, routed)           0.000     1.814    clock_50M/COUNT_reg[28]_i_1__35_n_4
    SLICE_X15Y40         FDRE                                         r  clock_50M/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.835     1.962    clock_50M/CLK_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  clock_50M/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    clock_50M/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pushbutton/B4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/B4/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.567     1.450    pushbutton/B4/CLK_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  pushbutton/B4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  pushbutton/B4/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.120     1.734    pushbutton/B4/COUNT_reg[1]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.845 r  pushbutton/B4/COUNT_reg[0]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.845    pushbutton/B4/COUNT_reg[0]_i_1__5_n_6
    SLICE_X8Y0           FDRE                                         r  pushbutton/B4/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.837     1.964    pushbutton/B4/CLK_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  pushbutton/B4/COUNT_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134     1.584    pushbutton/B4/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pushbutton/A7/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/A7/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.563     1.446    pushbutton/A7/CLK_IBUF_BUFG
    SLICE_X34Y0          FDRE                                         r  pushbutton/A7/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  pushbutton/A7/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.120     1.730    pushbutton/A7/COUNT_reg[1]
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.841 r  pushbutton/A7/COUNT_reg[0]_i_1__25/O[1]
                         net (fo=1, routed)           0.000     1.841    pushbutton/A7/COUNT_reg[0]_i_1__25_n_6
    SLICE_X34Y0          FDRE                                         r  pushbutton/A7/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.832     1.959    pushbutton/A7/CLK_IBUF_BUFG
    SLICE_X34Y0          FDRE                                         r  pushbutton/A7/COUNT_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y0          FDRE (Hold_fdre_C_D)         0.134     1.580    pushbutton/A7/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pushbutton/B6/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/B6/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.566     1.449    pushbutton/B6/CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  pushbutton/B6/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pushbutton/B6/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.708    pushbutton/B6/COUNT_reg[23]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  pushbutton/B6/COUNT_reg[20]_i_1__19/O[3]
                         net (fo=1, routed)           0.000     1.816    pushbutton/B6/COUNT_reg[20]_i_1__19_n_4
    SLICE_X13Y5          FDRE                                         r  pushbutton/B6/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.836     1.963    pushbutton/B6/CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  pushbutton/B6/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    pushbutton/B6/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pushbutton/B7/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/B7/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.566     1.449    pushbutton/B7/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  pushbutton/B7/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pushbutton/B7/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.708    pushbutton/B7/COUNT_reg[19]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  pushbutton/B7/COUNT_reg[16]_i_1__26/O[3]
                         net (fo=1, routed)           0.000     1.816    pushbutton/B7/COUNT_reg[16]_i_1__26_n_4
    SLICE_X11Y4          FDRE                                         r  pushbutton/B7/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.836     1.963    pushbutton/B7/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  pushbutton/B7/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    pushbutton/B7/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 loud/E4/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loud/E4/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.589     1.472    loud/E4/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  loud/E4/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  loud/E4/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.731    loud/E4/COUNT_reg[31]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  loud/E4/COUNT_reg[28]_i_1__29/O[3]
                         net (fo=1, routed)           0.000     1.839    loud/E4/COUNT_reg[28]_i_1__29_n_4
    SLICE_X7Y13          FDRE                                         r  loud/E4/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1236, routed)        0.859     1.986    loud/E4/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  loud/E4/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.105     1.577    loud/E4/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clock_20k/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clock_20k/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clock_20k/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    clock_20k/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     loud/A4/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y0     loud/A4/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     loud/A4/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     loud/A4/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y0     loud/A4/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   pushbutton/D4/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   pushbutton/D4/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   pushbutton/D4/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   pushbutton/D4/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   pushbutton/D4/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   pushbutton/D4/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   pushbutton/D4/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   pushbutton/D4/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    pushbutton/D6/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    pushbutton/D6/LED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    pushbutton/B5/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    pushbutton/B5/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    pushbutton/B5/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    pushbutton/B5/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    pushbutton/B5/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    pushbutton/B5/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    pushbutton/B5/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    pushbutton/B5/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    pushbutton/B5/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    pushbutton/B5/COUNT_reg[27]/C



