{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637710057877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637710057878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 18:27:37 2021 " "Processing started: Tue Nov 23 18:27:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637710057878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710057878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710057878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637710058334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637710058334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_tec_matricial_4x4_intesc_reva.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_tec_matricial_4x4_intesc_reva.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_TEC_MATRICIAL_4x4_INTESC_RevA-Behavioral " "Found design unit 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA-Behavioral" {  } { { "LIB_TEC_MATRICIAL_4x4_INTESC_RevA.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/LIB_TEC_MATRICIAL_4x4_INTESC_RevA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637710070130 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_TEC_MATRICIAL_4x4_INTESC_RevA " "Found entity 1: LIB_TEC_MATRICIAL_4x4_INTESC_RevA" {  } { { "LIB_TEC_MATRICIAL_4x4_INTESC_RevA.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/LIB_TEC_MATRICIAL_4x4_INTESC_RevA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637710070130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-tecladomatricial " "Found design unit 1: teclado-tecladomatricial" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637710070134 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637710070134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teclado " "Elaborating entity \"teclado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637710070231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segmentos_unidades_1 teclado.vhd(17) " "VHDL Signal Declaration warning at teclado.vhd(17): used implicit default value for signal \"segmentos_unidades_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637710070236 "|teclado"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segmentos_decenas_1 teclado.vhd(17) " "VHDL Signal Declaration warning at teclado.vhd(17): used implicit default value for signal \"segmentos_decenas_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637710070236 "|teclado"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segmentos_centenas_1 teclado.vhd(17) " "VHDL Signal Declaration warning at teclado.vhd(17): used implicit default value for signal \"segmentos_centenas_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637710070236 "|teclado"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ilma teclado.vhd(39) " "Verilog HDL or VHDL warning at teclado.vhd(39): object \"ilma\" assigned a value but never read" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637710070236 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lux teclado.vhd(152) " "VHDL Process Statement warning at teclado.vhd(152): inferring latch(es) for signal or variable \"lux\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valtotal2 teclado.vhd(535) " "VHDL Process Statement warning at teclado.vhd(535): signal \"valtotal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imp_temp3 teclado.vhd(536) " "VHDL Process Statement warning at teclado.vhd(536): signal \"imp_temp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valtotal teclado.vhd(546) " "VHDL Process Statement warning at teclado.vhd(546): signal \"valtotal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imp_temp2 teclado.vhd(547) " "VHDL Process Statement warning at teclado.vhd(547): signal \"imp_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2sttdl_temp1 teclado.vhd(554) " "VHDL Process Statement warning at teclado.vhd(554): signal \"x2sttdl_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imp_temp1 teclado.vhd(555) " "VHDL Process Statement warning at teclado.vhd(555): signal \"imp_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valtotal2 teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"valtotal2\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imp_temp3 teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"imp_temp3\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valtotal teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"valtotal\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imp_temp2 teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"imp_temp2\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x2sttdl_temp1 teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"x2sttdl_temp1\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imp_temp1 teclado.vhd(527) " "VHDL Process Statement warning at teclado.vhd(527): inferring latch(es) for signal or variable \"imp_temp1\", which holds its previous value in one or more paths through the process" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lux teclado.vhd(568) " "VHDL Process Statement warning at teclado.vhd(568): signal \"lux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637710070237 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[0\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[1\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[2\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[3\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[4\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[4\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[5\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[5\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[6\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[6\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[7\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[7\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[8\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[8\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp1\[9\] teclado.vhd(527) " "Inferred latch for \"imp_temp1\[9\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2sttdl_temp1\[0\] teclado.vhd(527) " "Inferred latch for \"x2sttdl_temp1\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2sttdl_temp1\[1\] teclado.vhd(527) " "Inferred latch for \"x2sttdl_temp1\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2sttdl_temp1\[2\] teclado.vhd(527) " "Inferred latch for \"x2sttdl_temp1\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2sttdl_temp1\[3\] teclado.vhd(527) " "Inferred latch for \"x2sttdl_temp1\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[0\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[1\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070238 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[2\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[3\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[4\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[4\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[5\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[5\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[6\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[6\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[7\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[7\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[8\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[8\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp2\[9\] teclado.vhd(527) " "Inferred latch for \"imp_temp2\[9\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[0\] teclado.vhd(527) " "Inferred latch for \"valtotal\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[1\] teclado.vhd(527) " "Inferred latch for \"valtotal\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[2\] teclado.vhd(527) " "Inferred latch for \"valtotal\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[3\] teclado.vhd(527) " "Inferred latch for \"valtotal\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[4\] teclado.vhd(527) " "Inferred latch for \"valtotal\[4\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[5\] teclado.vhd(527) " "Inferred latch for \"valtotal\[5\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[6\] teclado.vhd(527) " "Inferred latch for \"valtotal\[6\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal\[7\] teclado.vhd(527) " "Inferred latch for \"valtotal\[7\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[0\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[1\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[2\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[3\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[4\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[4\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[5\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[5\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[6\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[6\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[7\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[7\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[8\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[8\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imp_temp3\[9\] teclado.vhd(527) " "Inferred latch for \"imp_temp3\[9\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[0\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[0\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[1\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[1\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[2\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[2\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[3\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[3\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[4\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[4\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[5\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[5\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[6\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[6\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[7\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[7\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070239 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[8\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[8\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valtotal2\[9\] teclado.vhd(527) " "Inferred latch for \"valtotal2\[9\]\" at teclado.vhd(527)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[0\] teclado.vhd(152) " "Inferred latch for \"lux\[0\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[1\] teclado.vhd(152) " "Inferred latch for \"lux\[1\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[2\] teclado.vhd(152) " "Inferred latch for \"lux\[2\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[3\] teclado.vhd(152) " "Inferred latch for \"lux\[3\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[4\] teclado.vhd(152) " "Inferred latch for \"lux\[4\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[5\] teclado.vhd(152) " "Inferred latch for \"lux\[5\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[6\] teclado.vhd(152) " "Inferred latch for \"lux\[6\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lux\[7\] teclado.vhd(152) " "Inferred latch for \"lux\[7\]\" at teclado.vhd(152)" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710070240 "|teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_TEC_MATRICIAL_4x4_INTESC_RevA LIB_TEC_MATRICIAL_4x4_INTESC_RevA:componente " "Elaborating entity \"LIB_TEC_MATRICIAL_4x4_INTESC_RevA\" for hierarchy \"LIB_TEC_MATRICIAL_4x4_INTESC_RevA:componente\"" {  } { { "teclado.vhd" "componente" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710070241 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710071058 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710071058 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637710071058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071110 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637710071110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dmg " "Found entity 1: add_sub_dmg" {  } { { "db/add_sub_dmg.tdf" "" { Text "C:/Users/stevi/Documents/proyecto/db/add_sub_dmg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637710071258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710071258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637710071284 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637710071284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710071289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valtotal\[0\] " "Latch valtotal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val2\[0\] " "Ports D and ENA on the latch are fed by the same signal val2\[0\]" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 345 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637710071550 ""}  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637710071550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valtotal2\[0\] " "Latch valtotal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val3\[0\] " "Ports D and ENA on the latch are fed by the same signal val3\[0\]" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 345 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637710071550 ""}  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 527 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637710071550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades\[7\] VCC " "Pin \"segmentos_unidades\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas\[7\] VCC " "Pin \"segmentos_decenas\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas\[7\] VCC " "Pin \"segmentos_centenas\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[0\] GND " "Pin \"segmentos_unidades_1\[0\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[1\] GND " "Pin \"segmentos_unidades_1\[1\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[2\] GND " "Pin \"segmentos_unidades_1\[2\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[3\] GND " "Pin \"segmentos_unidades_1\[3\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[4\] GND " "Pin \"segmentos_unidades_1\[4\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[5\] GND " "Pin \"segmentos_unidades_1\[5\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[6\] GND " "Pin \"segmentos_unidades_1\[6\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[7\] GND " "Pin \"segmentos_unidades_1\[7\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[8\] GND " "Pin \"segmentos_unidades_1\[8\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_unidades_1\[9\] GND " "Pin \"segmentos_unidades_1\[9\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_unidades_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[0\] GND " "Pin \"segmentos_decenas_1\[0\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[1\] GND " "Pin \"segmentos_decenas_1\[1\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[2\] GND " "Pin \"segmentos_decenas_1\[2\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[3\] GND " "Pin \"segmentos_decenas_1\[3\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[4\] GND " "Pin \"segmentos_decenas_1\[4\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[5\] GND " "Pin \"segmentos_decenas_1\[5\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[6\] GND " "Pin \"segmentos_decenas_1\[6\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[7\] GND " "Pin \"segmentos_decenas_1\[7\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[8\] GND " "Pin \"segmentos_decenas_1\[8\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_decenas_1\[9\] GND " "Pin \"segmentos_decenas_1\[9\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_decenas_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[0\] GND " "Pin \"segmentos_centenas_1\[0\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[1\] GND " "Pin \"segmentos_centenas_1\[1\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[2\] GND " "Pin \"segmentos_centenas_1\[2\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[3\] GND " "Pin \"segmentos_centenas_1\[3\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[4\] GND " "Pin \"segmentos_centenas_1\[4\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[5\] GND " "Pin \"segmentos_centenas_1\[5\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[6\] GND " "Pin \"segmentos_centenas_1\[6\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[7\] GND " "Pin \"segmentos_centenas_1\[7\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[8\] GND " "Pin \"segmentos_centenas_1\[8\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos_centenas_1\[9\] GND " "Pin \"segmentos_centenas_1\[9\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segmentos_centenas_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm1\[7\] VCC " "Pin \"segm1\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segm1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2\[7\] VCC " "Pin \"segm2\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segm2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm3\[1\] GND " "Pin \"segm3\[1\]\" is stuck at GND" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segm3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm3\[7\] VCC " "Pin \"segm3\[7\]\" is stuck at VCC" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637710071842 "|teclado|segm3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637710071842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637710071947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637710072838 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[0\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[2\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[3\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[3\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[3\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[4\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[4\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[4\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[5\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[5\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[5\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[6\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[6\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[6\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[7\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[7\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[7\]" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710072849 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1637710072849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637710073032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637710073032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pul " "No output dependent on input pin \"pul\"" {  } { { "teclado.vhd" "" { Text "C:/Users/stevi/Documents/proyecto/teclado.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637710073139 "|teclado|pul"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637710073139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "914 " "Implemented 914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637710073140 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637710073140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "814 " "Implemented 814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637710073140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637710073140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637710073171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 18:27:53 2021 " "Processing ended: Tue Nov 23 18:27:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637710073171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637710073171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637710073171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637710073171 ""}
