============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:42:26 pm
  Module:                 USARTn
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (27184 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1563                  
             Slack:=   27184                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_96_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.1    21     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    26    30   12283    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12416    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12528    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12664    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12943    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13282    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13542    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13816    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13816    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (27187 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1560                  
             Slack:=   27187                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_95_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.5    21     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    26    27   12280    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12413    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12526    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12661    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12799    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12940    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13280    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13540    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13813    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13813    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (27234 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1513                  
             Slack:=   27234                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_96_1  
  output_delay            10000            USARTn_constraints_t_line_68_133_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.1    21     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    26    30   12283    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12416    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12528    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12664    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 16.9   139   115   12917    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.2    75   316   13232    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13492    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13766    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   13766    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (27234 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1513                  
             Slack:=   27234                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_96_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)        1  3.1    21     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2         1  1.6    26    30   12283    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12416    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12528    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12664    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12802    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 16.9   139   115   12917    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.2    75   316   13232    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13492    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13766    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13766    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (27237 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1510                  
             Slack:=   27237                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_95_1  
  output_delay            10000            USARTn_constraints_t_line_68_133_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.5    21     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    26    27   12280    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12413    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12526    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12661    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12799    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 16.9   139   115   12914    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       B1->Z  F     AO222HDV1        1  1.2    75   316   13230    (-,-) 
  n_505           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13490    (-,-) 
  n_510           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13763    (-,-) 
  dbus_out[0]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)           -    -     -     0   13763    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (27237 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1510                  
             Slack:=   27237                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_95_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      R     (arrival)        1  3.5    21     0   12253    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN F     NOR2HDV2         1  1.6    26    27   12280    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2        1  2.7    85   133   12413    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12526    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12661    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12799    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14063__2346/ZN -       A1->ZN F     NOR3HDV2         8 16.9   139   115   12914    (-,-) 
  n_496           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       B1->Z  F     AO222HDV1        1  1.2    75   316   13230    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13490    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13763    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13763    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (27289 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[5]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1459                  
             Slack:=   27289                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_101_1 
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[5]     -       -      R     (arrival)        1  2.8    20     0   12253    (-,-) 
  ram_Addr[5]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B3->ZN F     INOR4HDV2        1  2.7    85    59   12311    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12424    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12560    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12698    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12839    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13178    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13438    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13711    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13711    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (27291 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1457                  
             Slack:=   27291                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_102_1 
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[4]     -       -      R     (arrival)        1  2.9    20     0   12253    (-,-) 
  ram_Addr[4]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B2->ZN F     INOR4HDV2        1  2.7    85    57   12309    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12422    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12558    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12696    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12837    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13176    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13436    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13709    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13709    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (27296 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[3]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1451                  
             Slack:=   27296                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_103_1 
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[3]     -       -      R     (arrival)        1  3.0    21     0   12253    (-,-) 
  ram_Addr[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B1->ZN F     INOR4HDV2        1  2.7    85    51   12304    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2        3  7.7   178   113   12417    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12552    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12690    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12832    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13171    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13431    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13704    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13704    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (27302 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1445                  
             Slack:=   27302                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_96_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      F     (arrival)        1  3.2    20     0   12252    (-,-) 
  ram_Addr[10]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN R     NOR2HDV2         1  1.7    54    54   12306    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.6   163   137   12443    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  7.1   116   102   12544    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  4.9    61   148   12692    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4  9.8    95   179   12871    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 16.8   493   333   13204    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.4    66   268   13471    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.4    68   109   13581    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2    72   117   13698    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   13698    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (27313 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) ram_Addr[11]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1435                  
             Slack:=   27313                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_95_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[11]    -       -      F     (arrival)        1  3.1    19     0   12252    (-,-) 
  ram_Addr[11]    -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A1->ZN R     NOR2HDV2         1  1.7    54    43   12296    (-,-) 
  n_458           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN R     INOR4HDV2        1  2.6   163   137   12432    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  7.1   116   102   12534    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  4.9    61   148   12681    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4  9.8    95   179   12860    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 16.8   493   333   13193    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.4    66   268   13461    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.4    68   109   13570    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2    72   117   13687    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   13687    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (27317 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[8]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1430                  
             Slack:=   27317                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_98_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[8]     -       -      R     (arrival)        1  3.1    21     0   12253    (-,-) 
  ram_Addr[8]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A2->ZN F     NOR2HDV2         1  2.7    31    33   12286    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  7.7   178   110   12396    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12531    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12669    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12811    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13150    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13410    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13683    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13683    (-,-) 
#-------------------------------------------------------------------------------------------



Path 13: MET (27320 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[9]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1427                  
             Slack:=   27320                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_97_1  
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[9]     -       -      R     (arrival)        1  3.5    21     0   12253    (-,-) 
  ram_Addr[9]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14119__5526/ZN -       A1->ZN F     NOR2HDV2         1  2.7    31    29   12282    (-,-) 
  n_459           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A2->ZN R     NAND4HDV2        3  7.7   178   110   12393    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN R     INAND2HDV2       2  5.5    78   136   12528    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN R     NAND3BBHDV2      4 10.3   117   138   12666    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN F     INOR3HDV1        8 16.3   181   141   12808    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  F     AO222HDV1        1  1.2    75   339   13147    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   F     AO221HDV0        1  1.2    82   260   13407    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   F     AO221HDV0        1  2.2    93   273   13680    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      F     (port)           -    -     -     0   13680    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (27327 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) ram_Addr[10]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-    1420                  
             Slack:=   27327                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_96_1  
  output_delay            10000            USARTn_constraints_t_line_68_133_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  ram_Addr[10]    -       -      R     (arrival)      1  3.1    21     0   12253    (-,-) 
  ram_Addr[10]    -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14120__6783/ZN -       A2->ZN F     NOR2HDV2       1  1.6    26    30   12283    (-,-) 
  n_458           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       A1->ZN F     INOR4HDV2      1  2.7    85   133   12416    (-,-) 
  n_464           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN R     NAND4HDV2      3  7.7   178   113   12528    (-,-) 
  n_467           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14088__7482/Z  -       A1->Z  R     OR2HDV2RD      5 12.1    90   129   12657    (-,-) 
  n_473           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g18091/ZN       -       B1->ZN F     INOR3HDV1      8 18.0   195   141   12798    (-,-) 
  n_583           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14049__1705/Z  -       A1->Z  F     AO222HDV1      1  1.2    75   342   13140    (-,-) 
  n_505           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14042__4319/Z  -       C->Z   F     AO221HDV0      1  1.2    82   260   13400    (-,-) 
  n_510           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g14035__1666/Z  -       C->Z   F     AO221HDV0      1  2.2    93   273   13673    (-,-) 
  dbus_out[0]     -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]     -       -      F     (port)         -    -     -     0   13673    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (27329 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) ram_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-    1419                  
             Slack:=   27329                  

Exceptions/Constraints:
  input_delay             10000            USARTn_constraints_t_line_67_101_1 
  output_delay            10000            USARTn_constraints_t_line_68_130_1 

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  ram_Addr[5]     -       -      F     (arrival)        1  2.9    19     0   12252    (-,-) 
  ram_Addr[5]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14099__6417/ZN -       B3->ZN R     INOR4HDV2        1  2.6   163   164   12416    (-,-) 
  n_464           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14096__2346/ZN -       A1->ZN F     NAND4HDV2        3  7.1   116   102   12518    (-,-) 
  n_467           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14090__6161/ZN -       A1->ZN F     INAND2HDV2       2  4.9    61   148   12665    (-,-) 
  n_472           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14077__1617/ZN -       A1->ZN F     NAND3BBHDV2      4  9.8    95   179   12844    (-,-) 
  n_519           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g18090/ZN       -       B1->ZN R     INOR3HDV1        8 16.8   493   333   13177    (-,-) 
  n_582           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14046__3680/Z  -       A1->Z  R     AO222HDV1        1  1.4    66   268   13445    (-,-) 
  n_507           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14041__6260/Z  -       C->Z   R     AO221HDV0        1  1.4    68   109   13554    (-,-) 
  n_511           -       -      -     (net)            -    -     -     -       -    (-,-) 
  g14034__2346/Z  -       C->Z   R     AO221HDV0        1  2.2    72   117   13671    (-,-) 
  dbus_out[3]     -       -      -     (net)            -    -     -     -       -    (-,-) 
  dbus_out[3]     -       -      R     (port)           -    -     -     0   13671    (-,-) 
#-------------------------------------------------------------------------------------------

