#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Feb 19 15:20:44 2020
# Process ID: 9404
# Current directory: E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5492 E:\A2Proj\Vivado\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.xpr
# Log file: E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/vivado.log
# Journal file: E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.xpr
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -top
open_bd_design {E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
make_wrapper -files [get_files E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -top
add_files -norecurse E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/hdl/design_IP_wrapper.vhd
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins axi_interconnect_0/M00_ARESETN]
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_bd_cell -type ip -vlnv xilinx.com:hls:kmeans:1.0 kmeans_0
set_property location {2 97 58} [get_bd_cells kmeans_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins kmeans_0/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M01_AXI]
set_property location {4.5 1628 -98} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1595 -117} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1586 51} [get_bd_cells clk_wiz_0]
set_property location {5 1502 29} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT3_PORT {HLS_km_CLK} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/HLS_km_CLK] [get_bd_pins kmeans_0/ap_clk]
copy_bd_objs /  [get_bd_cells {rst_Multiply_block}]
set_property location {2 190 254} [get_bd_cells rst_Multiply_block1]
connect_bd_net [get_bd_pins rst_Multiply_block1/slowest_sync_clk] [get_bd_pins clk_wiz_0/HLS_km_CLK]
connect_bd_net [get_bd_pins rst_Multiply_block1/peripheral_aresetn] [get_bd_pins kmeans_0/ap_rst_n]
connect_bd_net [get_bd_pins rst_Multiply_block1/interconnect_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins clk_wiz_0/HLS_km_CLK]
set_property location {2 224 233} [get_bd_cells rst_Multiply_block1]
startgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins kmeans_0/m_axi_INPUT_r]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins kmeans_0/m_axi_OUTPUT_r]
connect_bd_net [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins rst_Multiply_block1/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins clk_wiz_0/HLS_km_CLK]
save_bd_design
connect_bd_net [get_bd_pins rst_Multiply_block1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
reset_run design_IP_xbar_0_synth_1
reset_run design_IP_clk_wiz_0_0_synth_1
reset_run synth_1
assign_bd_address
save_bd_design
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
set_property synth_checkpoint_mode None [get_files  E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
generate_target all [get_files  E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
export_ip_user_files -of_objects [get_files E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -directory E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.ip_user_files/sim_scripts -ip_user_files_dir E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.ip_user_files -ipstatic_source_dir E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.cache/compile_simlib/modelsim} {questa=E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.cache/compile_simlib/questa} {riviera=E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.cache/compile_simlib/riviera} {activehdl=E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property name rst_kmeans [get_bd_cells rst_Multiply_block1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk
file copy -force E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

launch_sdk -workspace E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk -hwspec E:/A2Proj/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf
