{
  "name": "ostd::arch::iommu::dma_remapping::context_table::ContextEntry::address_width",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/context_table.rs:189:5: 189:54",
  "mir": "fn ostd::arch::iommu::dma_remapping::context_table::ContextEntry::address_width(_1: &arch::iommu::dma_remapping::context_table::ContextEntry) -> arch::iommu::dma_remapping::context_table::AddressWidth {\n    let mut _0: arch::iommu::dma_remapping::context_table::AddressWidth;\n    let  _2: u64;\n    let mut _3: u128;\n    let mut _4: u128;\n    let mut _5: u128;\n    let mut _6: u32;\n    let mut _7: bool;\n    debug self => _1;\n    debug value => _2;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = ((*_1).0: u128);\n        _4 = BitAnd(move _5, 129127208515966861312_u128);\n        StorageDead(_5);\n        _6 = 64_i32 as u32;\n        _7 = Lt(move _6, 128_u32);\n        assert(move _7, \"attempt to shift right by `{}`, which would overflow\", 64_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = Shr(move _4, 64_i32);\n        StorageDead(_4);\n        _2 = move _3 as u64;\n        StorageDead(_3);\n        switchInt(_2) -> [1: bb5, 2: bb4, 3: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _0 = arch::iommu::dma_remapping::context_table::AddressWidth::Reserved;\n        goto -> bb6;\n    }\n    bb3: {\n        _0 = arch::iommu::dma_remapping::context_table::AddressWidth::Level5PageTable;\n        goto -> bb6;\n    }\n    bb4: {\n        _0 = arch::iommu::dma_remapping::context_table::AddressWidth::Level4PageTable;\n        goto -> bb6;\n    }\n    bb5: {\n        _0 = arch::iommu::dma_remapping::context_table::AddressWidth::Level3PageTable;\n        goto -> bb6;\n    }\n    bb6: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}