{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604616898575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604616898575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 19:54:58 2020 " "Processing started: Thu Nov 05 19:54:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604616898575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604616898575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula0511 -c aula0511 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula0511 -c aula0511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604616898575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604616900446 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula0511_qsys.qsys " "Elaborating Qsys system entity \"aula0511_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616900524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:01 Progress: Loading aula0511/aula0511_qsys.qsys " "2020.11.05.20:55:01 Progress: Loading aula0511/aula0511_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616901434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:01 Progress: Reading input file " "2020.11.05.20:55:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616901684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:01 Progress: Adding clk_avsb \[clock_source 13.0\] " "2020.11.05.20:55:01 Progress: Adding clk_avsb \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616901731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:01 Progress: Parameterizing module clk_avsb " "2020.11.05.20:55:01 Progress: Parameterizing module clk_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616901934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:01 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\] " "2020.11.05.20:55:01 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616901949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:02 Progress: Parameterizing module nios2_qsys_avsb " "2020.11.05.20:55:02 Progress: Parameterizing module nios2_qsys_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616902923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:02 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2020.11.05.20:55:02 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616902929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module onchip_memory2_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module onchip_memory2_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module jtag_uart_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module jtag_uart_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module key_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module key_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding sw_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding sw_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module sw_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module sw_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module ledr_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module ledr_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding ledg_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding ledg_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module ledg_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module ledg_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding hex5_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding hex5_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module hex5_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module hex5_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Adding hex4_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.11.05.20:55:03 Progress: Adding hex4_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing module hex4_avsb " "2020.11.05.20:55:03 Progress: Parameterizing module hex4_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Building connections " "2020.11.05.20:55:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Parameterizing connections " "2020.11.05.20:55:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:03 Progress: Validating " "2020.11.05.20:55:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616903557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.05.20:55:04 Progress: Done reading input file " "2020.11.05.20:55:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616904276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula0511_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula0511_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616904642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula0511_qsys.sw_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula0511_qsys.sw_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616904642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula0511_qsys: Generating aula0511_qsys \"aula0511_qsys\" for QUARTUS_SYNTH " "Aula0511_qsys: Generating aula0511_qsys \"aula0511_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616906422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections " "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616906662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616906670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 21 modules, 70 connections " "Merlin_translator_transform: After transform: 21 modules, 70 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616907376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 42 modules, 174 connections " "Merlin_domain_transform: After transform: 42 modules, 174 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616908281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 53 modules, 207 connections " "Merlin_router_transform: After transform: 53 modules, 207 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616908594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 54 modules, 209 connections " "Reset_adaptation_transform: After transform: 54 modules, 209 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616908697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections " "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616908929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 75 modules, 267 connections " "Merlin_mm_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections " "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909054 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909984 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909985 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909985 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909985 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909986 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909986 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909986 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909986 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909987 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909987 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909987 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909987 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909988 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909988 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909988 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909988 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909989 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909989 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909989 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909989 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909990 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909990 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909990 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909990 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909990 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909992 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909992 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909992 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909992 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909993 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909993 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909993 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909994 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909994 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909994 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909994 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909995 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909995 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909995 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909995 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909996 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909996 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909996 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909996 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616909996 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910007 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910007 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910008 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910010 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910010 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910012 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910012 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910013 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910014 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910014 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910016 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910016 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910017 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910017 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910018 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910018 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula0511_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Starting RTL generation for module 'aula0511_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Starting RTL generation for module 'aula0511_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula0511_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0001_nios2_qsys_avsb_gen//aula0511_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula0511_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0001_nios2_qsys_avsb_gen//aula0511_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616910574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:11 (*) Starting Nios II generation " "Nios2_qsys_avsb: # 2020.11.05 19:55:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:11 (*)   Checking for plaintext license. " "Nios2_qsys_avsb: # 2020.11.05 19:55:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Plaintext license not found. " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Elaborating CPU configuration settings " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Creating all objects for CPU " "Nios2_qsys_avsb: # 2020.11.05 19:55:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:13 (*)   Generating RTL from CPU objects " "Nios2_qsys_avsb: # 2020.11.05 19:55:13 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:13 (*)   Creating plain-text RTL " "Nios2_qsys_avsb: # 2020.11.05 19:55:13 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.11.05 19:55:16 (*) Done Nios II generation " "Nios2_qsys_avsb: # 2020.11.05 19:55:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Done RTL generation for module 'aula0511_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Done RTL generation for module 'aula0511_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: \"aula0511_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\" " "Nios2_qsys_avsb: \"aula0511_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Starting RTL generation for module 'aula0511_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Starting RTL generation for module 'aula0511_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula0511_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0002_onchip_memory2_avsb_gen//aula0511_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula0511_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0002_onchip_memory2_avsb_gen//aula0511_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Done RTL generation for module 'aula0511_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Done RTL generation for module 'aula0511_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: \"aula0511_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\" " "Onchip_memory2_avsb: \"aula0511_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Starting RTL generation for module 'aula0511_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Starting RTL generation for module 'aula0511_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula0511_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0003_jtag_uart_avsb_gen//aula0511_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula0511_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0003_jtag_uart_avsb_gen//aula0511_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616916923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Done RTL generation for module 'aula0511_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Done RTL generation for module 'aula0511_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616917657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: \"aula0511_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\" " "Jtag_uart_avsb: \"aula0511_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616917674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Starting RTL generation for module 'aula0511_qsys_key_avsb' " "Key_avsb: Starting RTL generation for module 'aula0511_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616917680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0004_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0004_key_avsb_gen//aula0511_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \] " "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0004_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0004_key_avsb_gen//aula0511_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616917680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Done RTL generation for module 'aula0511_qsys_key_avsb' " "Key_avsb: Done RTL generation for module 'aula0511_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"key_avsb\" " "Key_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"key_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_avsb: Starting RTL generation for module 'aula0511_qsys_sw_avsb' " "Sw_avsb: Starting RTL generation for module 'aula0511_qsys_sw_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_sw_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0005_sw_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0005_sw_avsb_gen//aula0511_qsys_sw_avsb_component_configuration.pl  --do_build_sim=0  \] " "Sw_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_sw_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0005_sw_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0005_sw_avsb_gen//aula0511_qsys_sw_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_avsb: Done RTL generation for module 'aula0511_qsys_sw_avsb' " "Sw_avsb: Done RTL generation for module 'aula0511_qsys_sw_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"sw_avsb\" " "Sw_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"sw_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Starting RTL generation for module 'aula0511_qsys_ledr_avsb' " "Ledr_avsb: Starting RTL generation for module 'aula0511_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0006_ledr_avsb_gen//aula0511_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \] " "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0006_ledr_avsb_gen//aula0511_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616918698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Done RTL generation for module 'aula0511_qsys_ledr_avsb' " "Ledr_avsb: Done RTL generation for module 'aula0511_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"ledr_avsb\" " "Ledr_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"ledr_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_avsb: Starting RTL generation for module 'aula0511_qsys_hex5_avsb' " "Hex5_avsb: Starting RTL generation for module 'aula0511_qsys_hex5_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_hex5_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0007_hex5_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0007_hex5_avsb_gen//aula0511_qsys_hex5_avsb_component_configuration.pl  --do_build_sim=0  \] " "Hex5_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula0511_qsys_hex5_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0007_hex5_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8571_2475194402318894814.dir/0007_hex5_avsb_gen//aula0511_qsys_hex5_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_avsb: Done RTL generation for module 'aula0511_qsys_hex5_avsb' " "Hex5_avsb: Done RTL generation for module 'aula0511_qsys_hex5_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"hex5_avsb\" " "Hex5_avsb: \"aula0511_qsys\" instantiated altera_avalon_pio \"hex5_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator: \"aula0511_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\" " "Nios2_qsys_avsb_instruction_master_translator: \"aula0511_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula0511_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\" " "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula0511_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula0511_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula0511_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula0511_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula0511_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula0511_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula0511_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula0511_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula0511_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula0511_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula0511_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula0511_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula0511_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula0511_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula0511_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula0511_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula0511_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula0511_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula0511_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula0511_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula0511_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula0511_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula0511_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula0511_qsys: Done aula0511_qsys\" with 21 modules, 107 files, 2199594 bytes " "Aula0511_qsys: Done aula0511_qsys\" with 21 modules, 107 files, 2199594 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604616919931 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula0511_qsys.qsys " "Finished elaborating Qsys system entity \"aula0511_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616920773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_sw_avsb " "Found entity 1: aula0511_qsys_sw_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_sw_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_sw_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_rsp_xbar_mux " "Found entity 1: aula0511_qsys_rsp_xbar_mux" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_rsp_xbar_demux " "Found entity 1: aula0511_qsys_rsp_xbar_demux" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_onchip_memory2_avsb " "Found entity 1: aula0511_qsys_onchip_memory2_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_test_bench" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula0511_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula0511_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula0511_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula0511_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula0511_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula0511_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula0511_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula0511_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula0511_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula0511_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula0511_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula0511_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula0511_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula0511_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula0511_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula0511_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula0511_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula0511_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula0511_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula0511_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula0511_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula0511_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula0511_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula0511_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula0511_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula0511_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula0511_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula0511_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula0511_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula0511_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula0511_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula0511_qsys_nios2_qsys_avsb " "Found entity 21: aula0511_qsys_nios2_qsys_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_ledr_avsb " "Found entity 1: aula0511_qsys_ledr_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_key_avsb " "Found entity 1: aula0511_qsys_key_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula0511_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula0511_qsys_jtag_uart_avsb_scfifo_w" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula0511_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula0511_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula0511_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula0511_qsys_jtag_uart_avsb_scfifo_r" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula0511_qsys_jtag_uart_avsb " "Found entity 5: aula0511_qsys_jtag_uart_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_irq_mapper " "Found entity 1: aula0511_qsys_irq_mapper" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula0511_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula0511_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616920908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula0511_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula0511_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616920909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_id_router_default_decode " "Found entity 1: aula0511_qsys_id_router_default_decode" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920911 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_id_router " "Found entity 2: aula0511_qsys_id_router" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_hex5_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_hex5_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_hex5_avsb " "Found entity 1: aula0511_qsys_hex5_avsb" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_hex5_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_hex5_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_cmd_xbar_mux " "Found entity 1: aula0511_qsys_cmd_xbar_mux" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_cmd_xbar_demux " "Found entity 1: aula0511_qsys_cmd_xbar_demux" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula0511_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula0511_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616920929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula0511_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula0511_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616920930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_addr_router_default_decode " "Found entity 1: aula0511_qsys_addr_router_default_decode" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920931 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_addr_router " "Found entity 2: aula0511_qsys_addr_router" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula0511_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula0511_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920987 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula0511_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula0511_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616920995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616920995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_onchip_memory2_avsb_s1_translator-rtl " "Found design unit 1: aula0511_qsys_onchip_memory2_avsb_s1_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921532 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_onchip_memory2_avsb_s1_translator " "Found entity 1: aula0511_qsys_onchip_memory2_avsb_s1_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_onchip_memory2_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl " "Found design unit 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921537 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_nios2_qsys_avsb_instruction_master_translator-rtl " "Found design unit 1: aula0511_qsys_nios2_qsys_avsb_instruction_master_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921546 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_instruction_master_translator " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_instruction_master_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_nios2_qsys_avsb_data_master_translator-rtl " "Found design unit 1: aula0511_qsys_nios2_qsys_avsb_data_master_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921552 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_data_master_translator " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_data_master_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_nios2_qsys_avsb_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_ledr_avsb_s1_translator-rtl " "Found design unit 1: aula0511_qsys_ledr_avsb_s1_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921557 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_ledr_avsb_s1_translator " "Found entity 1: aula0511_qsys_ledr_avsb_s1_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_ledr_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_key_avsb_s1_translator-rtl " "Found design unit 1: aula0511_qsys_key_avsb_s1_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921564 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_key_avsb_s1_translator " "Found entity 1: aula0511_qsys_key_avsb_s1_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_key_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921568 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator " "Found entity 1: aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator" {  } { { "aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511_qsys/synthesis/aula0511_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511_qsys/synthesis/aula0511_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511_qsys-rtl " "Found design unit 1: aula0511_qsys-rtl" {  } { { "aula0511_qsys/synthesis/aula0511_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921593 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys " "Found entity 1: aula0511_qsys" {  } { { "aula0511_qsys/synthesis/aula0511_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/aula0511_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../aula2910/aula0511.vhd " "Can't analyze file -- file ../aula2910/aula0511.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1604616921600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula0511.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula0511.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula0511-c_aula0511 " "Found design unit 1: aula0511-c_aula0511" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921605 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula0511 " "Found entity 1: aula0511" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/aula0511_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/aula0511_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys " "Found entity 1: aula0511_qsys" {  } { { "db/ip/aula0511_qsys/aula0511_qsys.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/aula0511_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula0511_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921690 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula0511_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula0511_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula0511_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula0511_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula0511_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616921813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula0511_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula0511_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616921813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_addr_router_default_decode " "Found entity 1: aula0511_qsys_addr_router_default_decode" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921815 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_addr_router " "Found entity 2: aula0511_qsys_addr_router" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_cmd_xbar_demux " "Found entity 1: aula0511_qsys_cmd_xbar_demux" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_cmd_xbar_mux " "Found entity 1: aula0511_qsys_cmd_xbar_mux" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_hex5_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_hex5_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_hex5_avsb " "Found entity 1: aula0511_qsys_hex5_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_hex5_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_hex5_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula0511_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula0511_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616921859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula0511_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula0511_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604616921859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_id_router_default_decode " "Found entity 1: aula0511_qsys_id_router_default_decode" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921862 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_id_router " "Found entity 2: aula0511_qsys_id_router" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_irq_mapper " "Found entity 1: aula0511_qsys_irq_mapper" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula0511_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula0511_qsys_jtag_uart_avsb_scfifo_w" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula0511_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula0511_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula0511_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula0511_qsys_jtag_uart_avsb_scfifo_r" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula0511_qsys_jtag_uart_avsb " "Found entity 5: aula0511_qsys_jtag_uart_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_key_avsb " "Found entity 1: aula0511_qsys_key_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_ledr_avsb " "Found entity 1: aula0511_qsys_ledr_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula0511_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula0511_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula0511_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula0511_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula0511_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula0511_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula0511_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula0511_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula0511_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula0511_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula0511_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula0511_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula0511_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula0511_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula0511_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula0511_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula0511_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula0511_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula0511_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula0511_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula0511_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula0511_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula0511_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula0511_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula0511_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula0511_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula0511_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula0511_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula0511_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula0511_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula0511_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula0511_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula0511_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula0511_qsys_nios2_qsys_avsb " "Found entity 21: aula0511_qsys_nios2_qsys_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616921992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616921992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula0511_qsys_nios2_qsys_avsb_test_bench" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616922011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616922011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_onchip_memory2_avsb " "Found entity 1: aula0511_qsys_onchip_memory2_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616922017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616922017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_rsp_xbar_demux " "Found entity 1: aula0511_qsys_rsp_xbar_demux" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616922023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616922023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_rsp_xbar_mux " "Found entity 1: aula0511_qsys_rsp_xbar_mux" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616922040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616922040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula0511_qsys/submodules/aula0511_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula0511_qsys/submodules/aula0511_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula0511_qsys_sw_avsb " "Found entity 1: aula0511_qsys_sw_avsb" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_sw_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_sw_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604616922047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604616922047 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922074 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922076 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511_qsys/synthesis/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922080 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula0511_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula0511_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/db/ip/aula0511_qsys/submodules/aula0511_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604616922119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula0511 " "Elaborating entity \"aula0511\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604616922262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk aula0511.vhd(32) " "Verilog HDL or VHDL warning at aula0511.vhd(32): object \"clk\" assigned a value but never read" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604616922276 "|aula0511"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset aula0511.vhd(32) " "Verilog HDL or VHDL warning at aula0511.vhd(32): object \"reset\" assigned a value but never read" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604616922277 "|aula0511"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sw aula0511.vhd(33) " "Verilog HDL or VHDL warning at aula0511.vhd(33): object \"s_sw\" assigned a value but never read" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604616922277 "|aula0511"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ledr aula0511.vhd(33) " "VHDL Signal Declaration warning at aula0511.vhd(33): used implicit default value for signal \"s_ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604616922277 "|aula0511"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ledg aula0511.vhd(33) " "VHDL Signal Declaration warning at aula0511.vhd(33): used implicit default value for signal \"s_ledg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604616922278 "|aula0511"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_key aula0511.vhd(34) " "Verilog HDL or VHDL warning at aula0511.vhd(34): object \"s_key\" assigned a value but never read" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604616922278 "|aula0511"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_hex5 aula0511.vhd(35) " "VHDL Signal Declaration warning at aula0511.vhd(35): used implicit default value for signal \"s_hex5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604616922278 "|aula0511"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_hex4 aula0511.vhd(35) " "VHDL Signal Declaration warning at aula0511.vhd(35): used implicit default value for signal \"s_hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604616922278 "|aula0511"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] aula0511.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17..8\]\" at aula0511.vhd(10)" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604616922280 "|aula0511"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8\] aula0511.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[8\]\" at aula0511.vhd(11)" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604616922280 "|aula0511"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604616923000 "|aula0511|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604616923000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/output_files/aula0511.map.smsg " "Generated suppressed messages file C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/output_files/aula0511.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604616923140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604616923537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula0511.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/aula0511.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604616923835 "|aula0511|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604616923835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604616923837 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604616923837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604616923837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604616923921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 19:55:23 2020 " "Processing ended: Thu Nov 05 19:55:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604616923921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604616923921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604616923921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604616923921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604616925655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604616925656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 19:55:24 2020 " "Processing started: Thu Nov 05 19:55:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604616925656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604616925656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula0511 -c aula0511 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula0511 -c aula0511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604616925656 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604616925842 ""}
{ "Info" "0" "" "Project  = aula0511" {  } {  } 0 0 "Project  = aula0511" 0 0 "Fitter" 0 0 1604616925846 ""}
{ "Info" "0" "" "Revision = aula0511" {  } {  } 0 0 "Revision = aula0511" 0 0 "Fitter" 0 0 1604616925847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604616926002 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula0511 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"aula0511\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604616926014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604616926052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604616926052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604616930188 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604616930219 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604616931076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604616931076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604616931076 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604616931092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604616931092 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604616931092 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604616931092 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula0511.sdc " "Synopsys Design Constraints File file not found: 'aula0511.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604616931593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604616931598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1604616931603 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1604616931604 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604616931610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604616931616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604616931617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604616931617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604616931618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604616931619 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604616931620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604616931620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604616931621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604616931621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604616931622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604616931622 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1604616931668 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604616931668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604616931672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604616934504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604616934629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604616934640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604616934723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604616934723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604616934805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604616935684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604616935684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604616935800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604616935802 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1604616935802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604616935802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604616935818 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604616935821 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604616935824 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1604616935824 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604616935934 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604616935943 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604616936057 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604616936519 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604616936674 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1604616936679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/output_files/aula0511.fit.smsg " "Generated suppressed messages file C:/Users/anton/Desktop/CEFET201/DispReprog/aula0511/output_files/aula0511.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604616936838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604616937241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 19:55:37 2020 " "Processing ended: Thu Nov 05 19:55:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604616937241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604616937241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604616937241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604616937241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604616938806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604616938807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 19:55:38 2020 " "Processing started: Thu Nov 05 19:55:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604616938807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604616938807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aula0511 -c aula0511 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aula0511 -c aula0511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604616938807 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604616940537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604616940630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604616941729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 19:55:41 2020 " "Processing ended: Thu Nov 05 19:55:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604616941729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604616941729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604616941729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604616941729 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604616942404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604616944119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604616944120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 19:55:43 2020 " "Processing started: Thu Nov 05 19:55:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604616944120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604616944120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula0511 -c aula0511 " "Command: quartus_sta aula0511 -c aula0511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604616944120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604616944268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604616944555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604616944595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604616944596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula0511.sdc " "Synopsys Design Constraints File file not found: 'aula0511.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604616944728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604616944729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1604616944729 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1604616944730 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604616944731 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1604616944743 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1604616944753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944820 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604616944833 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1604616944835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604616944845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1604616944846 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1604616944846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604616944922 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604616944937 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604616944996 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604616944996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604616945132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 19:55:45 2020 " "Processing ended: Thu Nov 05 19:55:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604616945132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604616945132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604616945132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604616945132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 256 s " "Quartus II Full Compilation was successful. 0 errors, 256 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604616945810 ""}
