DECL|COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_M|macro|COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_M
DECL|COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_S|macro|COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_S
DECL|COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_M|macro|COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_M
DECL|COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_S|macro|COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_S
DECL|COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_M|macro|COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_M
DECL|COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_S|macro|COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_S
DECL|COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_M|macro|COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_M
DECL|COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_S|macro|COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_S
DECL|COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_M|macro|COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_M
DECL|COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_S|macro|COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_S
DECL|COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_M|macro|COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_M
DECL|COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_S|macro|COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_S
DECL|COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_M|macro|COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_M
DECL|COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_S|macro|COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_S
DECL|COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_M|macro|COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_M
DECL|COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_S|macro|COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_S
DECL|COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_M|macro|COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_M
DECL|COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_S|macro|COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_M|macro|COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_S|macro|COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_M|macro|COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_S|macro|COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_M|macro|COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_S|macro|COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_M|macro|COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_S|macro|COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_M|macro|COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_S|macro|COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_M|macro|COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_S|macro|COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_M|macro|COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_S|macro|COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_M|macro|COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_S|macro|COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_M|macro|COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_S|macro|COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_M|macro|COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_S|macro|COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_M|macro|COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_S|macro|COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_S
DECL|COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_M|macro|COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_M
DECL|COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_S|macro|COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_S
DECL|COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_M|macro|COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_M
DECL|COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_S|macro|COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_S
DECL|COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_M|macro|COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_M
DECL|COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_S|macro|COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_S
DECL|COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_M|macro|COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_M
DECL|COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_S|macro|COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_S
DECL|COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_S
DECL|COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_S
DECL|COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_S
DECL|COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_S
DECL|COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_S
DECL|COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_M|macro|COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_M
DECL|COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_S|macro|COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_S
DECL|COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_M|macro|COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_M
DECL|COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_S|macro|COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_S
DECL|COMMON_REG_FPGA_ROM_WR_EN_FPGA_ROM_WR_EN|macro|COMMON_REG_FPGA_ROM_WR_EN_FPGA_ROM_WR_EN
DECL|COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_M|macro|COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_M
DECL|COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_S|macro|COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_S
DECL|COMMON_REG_GPIO_properties_register_GPIO_properties_register_M|macro|COMMON_REG_GPIO_properties_register_GPIO_properties_register_M
DECL|COMMON_REG_GPIO_properties_register_GPIO_properties_register_S|macro|COMMON_REG_GPIO_properties_register_GPIO_properties_register_S
DECL|COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_M|macro|COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_M
DECL|COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_S|macro|COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_S
DECL|COMMON_REG_IDMEM_TIM_Updated_TIM_UPDATED|macro|COMMON_REG_IDMEM_TIM_Updated_TIM_UPDATED
DECL|COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_M|macro|COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_M
DECL|COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_S|macro|COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_S
DECL|COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_M|macro|COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_M
DECL|COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_S|macro|COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_S
DECL|COMMON_REG_NW_INT_ACK_NW_INT_ACK_M|macro|COMMON_REG_NW_INT_ACK_NW_INT_ACK_M
DECL|COMMON_REG_NW_INT_ACK_NW_INT_ACK_S|macro|COMMON_REG_NW_INT_ACK_NW_INT_ACK_S
DECL|COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_M|macro|COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_M
DECL|COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_S|macro|COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_S
DECL|COMMON_REG_NW_INT_MASK_NW_INT_MASK_M|macro|COMMON_REG_NW_INT_MASK_NW_INT_MASK_M
DECL|COMMON_REG_NW_INT_MASK_NW_INT_MASK_S|macro|COMMON_REG_NW_INT_MASK_NW_INT_MASK_S
DECL|COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_M|macro|COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_M
DECL|COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_S|macro|COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_S
DECL|COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_M|macro|COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_M
DECL|COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_S|macro|COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_S
DECL|COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_M|macro|COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_M
DECL|COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_S|macro|COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_S
DECL|COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_M|macro|COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_M
DECL|COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_S|macro|COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_S
DECL|COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_M|macro|COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_M
DECL|COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_S|macro|COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_S
DECL|COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_M|macro|COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_M
DECL|COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_S|macro|COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_S
DECL|COMMON_REG_O_APPS_GPIO_TRIG_EN|macro|COMMON_REG_O_APPS_GPIO_TRIG_EN
DECL|COMMON_REG_O_APPS_INT_ACK|macro|COMMON_REG_O_APPS_INT_ACK
DECL|COMMON_REG_O_APPS_INT_MASK_CLR|macro|COMMON_REG_O_APPS_INT_MASK_CLR
DECL|COMMON_REG_O_APPS_INT_MASK_SET|macro|COMMON_REG_O_APPS_INT_MASK_SET
DECL|COMMON_REG_O_APPS_INT_MASK|macro|COMMON_REG_O_APPS_INT_MASK
DECL|COMMON_REG_O_APPS_INT_STS_CLR|macro|COMMON_REG_O_APPS_INT_STS_CLR
DECL|COMMON_REG_O_APPS_INT_STS_MASKED|macro|COMMON_REG_O_APPS_INT_STS_MASKED
DECL|COMMON_REG_O_APPS_INT_STS_RAW|macro|COMMON_REG_O_APPS_INT_STS_RAW
DECL|COMMON_REG_O_APPS_INT_TRIG|macro|COMMON_REG_O_APPS_INT_TRIG
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE10|macro|COMMON_REG_O_APPS_NW_SEMAPHORE10
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE11|macro|COMMON_REG_O_APPS_NW_SEMAPHORE11
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE12|macro|COMMON_REG_O_APPS_NW_SEMAPHORE12
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE1|macro|COMMON_REG_O_APPS_NW_SEMAPHORE1
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE2|macro|COMMON_REG_O_APPS_NW_SEMAPHORE2
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE3|macro|COMMON_REG_O_APPS_NW_SEMAPHORE3
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE4|macro|COMMON_REG_O_APPS_NW_SEMAPHORE4
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE5|macro|COMMON_REG_O_APPS_NW_SEMAPHORE5
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE6|macro|COMMON_REG_O_APPS_NW_SEMAPHORE6
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE7|macro|COMMON_REG_O_APPS_NW_SEMAPHORE7
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE8|macro|COMMON_REG_O_APPS_NW_SEMAPHORE8
DECL|COMMON_REG_O_APPS_NW_SEMAPHORE9|macro|COMMON_REG_O_APPS_NW_SEMAPHORE9
DECL|COMMON_REG_O_APPS_SEMAPPHORE_PEND|macro|COMMON_REG_O_APPS_SEMAPPHORE_PEND
DECL|COMMON_REG_O_APPS_sh_resource_Interrupt_enable|macro|COMMON_REG_O_APPS_sh_resource_Interrupt_enable
DECL|COMMON_REG_O_APPS_sh_resource_Interrupt_status|macro|COMMON_REG_O_APPS_sh_resource_Interrupt_status
DECL|COMMON_REG_O_Bus_matrix_M0_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M0_segment_access_config
DECL|COMMON_REG_O_Bus_matrix_M1_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M1_segment_access_config
DECL|COMMON_REG_O_Bus_matrix_M2_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M2_segment_access_config
DECL|COMMON_REG_O_Bus_matrix_M3_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M3_segment_access_config
DECL|COMMON_REG_O_Bus_matrix_M4_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M4_segment_access_config
DECL|COMMON_REG_O_Bus_matrix_M5_segment_access_config|macro|COMMON_REG_O_Bus_matrix_M5_segment_access_config
DECL|COMMON_REG_O_EMU_DEBUG_REG|macro|COMMON_REG_O_EMU_DEBUG_REG
DECL|COMMON_REG_O_FPGA_ROM_WR_EN|macro|COMMON_REG_O_FPGA_ROM_WR_EN
DECL|COMMON_REG_O_Flash_ctrl_reg|macro|COMMON_REG_O_Flash_ctrl_reg
DECL|COMMON_REG_O_GPIO_properties_register|macro|COMMON_REG_O_GPIO_properties_register
DECL|COMMON_REG_O_I2C_Properties_Register|macro|COMMON_REG_O_I2C_Properties_Register
DECL|COMMON_REG_O_IDMEM_TIM_Updated|macro|COMMON_REG_O_IDMEM_TIM_Updated
DECL|COMMON_REG_O_IDMEM_TIM_Update|macro|COMMON_REG_O_IDMEM_TIM_Update
DECL|COMMON_REG_O_NWP_sh_resource_Interrupt_enable|macro|COMMON_REG_O_NWP_sh_resource_Interrupt_enable
DECL|COMMON_REG_O_NWP_sh_resource_Interrupt_status|macro|COMMON_REG_O_NWP_sh_resource_Interrupt_status
DECL|COMMON_REG_O_NW_INT_ACK|macro|COMMON_REG_O_NW_INT_ACK
DECL|COMMON_REG_O_NW_INT_MASK_CLR|macro|COMMON_REG_O_NW_INT_MASK_CLR
DECL|COMMON_REG_O_NW_INT_MASK_SET|macro|COMMON_REG_O_NW_INT_MASK_SET
DECL|COMMON_REG_O_NW_INT_MASK|macro|COMMON_REG_O_NW_INT_MASK
DECL|COMMON_REG_O_NW_INT_STS_CLR|macro|COMMON_REG_O_NW_INT_STS_CLR
DECL|COMMON_REG_O_NW_INT_STS_MASKED|macro|COMMON_REG_O_NW_INT_STS_MASKED
DECL|COMMON_REG_O_NW_INT_STS_RAW|macro|COMMON_REG_O_NW_INT_STS_RAW
DECL|COMMON_REG_O_NW_INT_TRIG|macro|COMMON_REG_O_NW_INT_TRIG
DECL|COMMON_REG_O_NW_SEMAPPHORE_PEND|macro|COMMON_REG_O_NW_SEMAPPHORE_PEND
DECL|COMMON_REG_O_SEMAPHORE_PREV_OWNER1|macro|COMMON_REG_O_SEMAPHORE_PREV_OWNER1
DECL|COMMON_REG_O_SEMAPHORE_PREV_OWNER2|macro|COMMON_REG_O_SEMAPHORE_PREV_OWNER2
DECL|COMMON_REG_O_SEMAPHORE_STATUS2|macro|COMMON_REG_O_SEMAPHORE_STATUS2
DECL|COMMON_REG_O_SEMAPHORE_STATUS|macro|COMMON_REG_O_SEMAPHORE_STATUS
DECL|COMMON_REG_O_SPI_Properties_Register|macro|COMMON_REG_O_SPI_Properties_Register
DECL|COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_M|macro|COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_M
DECL|COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_S|macro|COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_S
DECL|COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_M|macro|COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_M
DECL|COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_S|macro|COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_S
DECL|COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_M|macro|COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_M
DECL|COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_S|macro|COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_S
DECL|COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_M|macro|COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_M
DECL|COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_S|macro|COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_S
DECL|COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_M|macro|COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_M
DECL|COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_S|macro|COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_S
DECL|__HW_COMMON_REG_H__|macro|__HW_COMMON_REG_H__
