# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
SetActiveLib -work
comp -include "$dsn\src\Controller.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Controller.vhd
# Compile Entity "Control"
# Compile Architecture "behaviour" of Entity "Control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
comp -include "$dsn\src\TestBench\control_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\TestBench\control_TB.vhd
# Compile Entity "control_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_tb"
# Compile Configuration "TESTBENCH_FOR_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_control 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  4:54 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
wave 
wave -noreg clock
wave -noreg reset
wave -noreg start
wave -noreg ManualDataIn
wave -noreg ManualEn
wave -noreg Timer
wave -noreg Floor
wave -noreg LiftDir
wave -noreg LiftDoor
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\control_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_control 
# 9 signal(s) traced.
# add wave -noreg {/UUT/pr_state}
# add wave -noreg {/UUT/nx_state}
# add wave -noreg {/UUT/i}
# add wave -noreg {/UUT/FloorsCount}
# add wave -noreg {/UUT/MemRead}
# add wave -noreg {/UUT/ManualON}
# add wave -noreg {/UUT/goToReset}
# add wave -noreg {/UUT/ResetON}
# add wave -noreg {/UUT/arrived}
# add wave -noreg {/UUT/Floor_temp}
# add wave -noreg {/UUT/Timer_temp}
# add wave -noreg {/UUT/actual_floor}
# add wave -noreg {/UUT/MemDataAddr}
# add wave -noreg {/UUT/MemData}
# add wave -noreg {/UUT/MemDataIN}
# add wave -noreg {/UUT/floor_mem}
# add wave -noreg {/UUT/timer_mem}
# add wave -noreg {/UUT/floor_man}
# 18 signal(s) traced.
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
acom -O3 -work Elevator -2002  $dsn/src/Controller.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Controller.vhd
# Compile Entity "Control"
# Compile Architecture "behaviour" of Entity "Control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  4:57 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  4:57 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
acom -O3 -work Elevator -2002  $dsn/src/Controller.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Controller.vhd
# Compile Entity "Control"
# Compile Architecture "behaviour" of Entity "Control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
run 20000 ns
# KERNEL: stopped at time: 60 us
# add wave -noreg {/UUT/MEMUNIT/Mem}
# add wave -noreg {/UUT/MEMUNIT/psuedo_rand}
# add wave -noreg {/UUT/MEMUNIT/CLK}
# add wave -noreg {/UUT/MEMUNIT/WE}
# add wave -noreg {/UUT/MEMUNIT/Addr}
# add wave -noreg {/UUT/MEMUNIT/DataOut}
# add wave -noreg {/UUT/MEMUNIT/DataIn}
# 7 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  4:59 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
run 20000 ns
# KERNEL: stopped at time: 60 us
acom -O3 -work Elevator -2002  $dsn/src/TestBench/control_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\TestBench\control_TB.vhd
# Compile Entity "control_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_tb"
# Compile Configuration "TESTBENCH_FOR_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:19 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
# Adding file E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Wavefrom Outputs\waveform_out.asdb ... Done
# Adding file E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Wavefrom Outputs\waveform_out.awc ... Done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:35 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
acom -O3 -work Elevator -2002  $dsn/src/Memory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "behaviour" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6445 kB (elbread=1023 elab2=5073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:35 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
acom -O3 -work Elevator -2002  $dsn/src/Memory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "behaviour" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6448 kB (elbread=1023 elab2=5076 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:39 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
run 20000 ns
# KERNEL: stopped at time: 60 us
acom -O3 -work Elevator -2002  $dsn/src/TestBench/control_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\TestBench\control_TB.vhd
# Compile Entity "control_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_tb"
# Compile Configuration "TESTBENCH_FOR_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6448 kB (elbread=1023 elab2=5076 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:40 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
acom -O3 -work Elevator -2002  $dsn/src/Memory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "behaviour" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6448 kB (elbread=1023 elab2=5076 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:41 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
acom -O3 -work Elevator -2002  $dsn/src/TestBench/control_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\TestBench\control_TB.vhd
# Compile Entity "control_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_tb"
# Compile Configuration "TESTBENCH_FOR_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6448 kB (elbread=1023 elab2=5076 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\wave.asdb
#  5:41 PM, Saturday, July 25, 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_control
run 20000 ns
# KERNEL: stopped at time: 20 us
run 20000 ns
# KERNEL: stopped at time: 40 us
run 20000 ns
# KERNEL: stopped at time: 60 us
# Adding file E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Wavefrom Outputs\waveform_out.asdb ... Done
# Adding file E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Wavefrom Outputs\waveform_out.awc ... Done
# Adding file E:\Progrmming\VHDL Projects\CAD_Final_Project\Elevator\src\Wavefrom Outputs\waveform_out.awc ... Done
#  Simulation has been stopped
