###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 19:51:06 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (292.573 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.027
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.973
       Launch Clock:=    0.000
          Data Path:+  481.400
              Slack:=  292.573
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   104.000   481.400  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[30][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  188.000     1.200   481.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9671                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[30][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (292.573 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.027
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.973
       Launch Clock:=    0.000
          Data Path:+  481.400
              Slack:=  292.573
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   104.000   481.400  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[4][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  188.000     1.200   481.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9593                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (292.673 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[31][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.027
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.973
       Launch Clock:=    0.000
          Data Path:+  481.300
              Slack:=  292.673
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.900   481.300  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[31][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  188.000     1.100   481.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9674                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[31][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (292.773 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.027
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.973
       Launch Clock:=    0.000
          Data Path:+  481.200
              Slack:=  292.773
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.800   481.200  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[7][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  188.000     1.000   481.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9602                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[7][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (292.873 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.027
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.973
       Launch Clock:=    0.000
          Data Path:+  481.100
              Slack:=  292.873
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.700   481.100  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[29][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  188.000     0.900   481.100  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9668                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[29][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (293.082 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  480.900
              Slack:=  293.082
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.500   480.900  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[8][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  187.900     0.700   480.900  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9605                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (293.182 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  480.800
              Slack:=  293.182
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.400   480.800  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[9][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  187.900     0.600   480.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9608                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[9][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (293.182 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  480.800
              Slack:=  293.182
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.400   480.800  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[25][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  187.900     0.600   480.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9656                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (293.282 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  480.700
              Slack:=  293.282
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.300   480.700  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[28][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  187.900     0.500   480.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9665                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[28][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (293.482 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  480.500
              Slack:=  293.482
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73958/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  102.900   103.100   480.500  
  cpu/stage1/regfile/n_88                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[19][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  187.900     0.300   480.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9638                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (298.849 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.951
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.049
       Launch Clock:=    0.000
          Data Path:+  476.200
              Slack:=  298.849
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    98.800   476.200  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[21][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.900     1.400   476.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9644                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (298.849 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.951
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.049
       Launch Clock:=    0.000
          Data Path:+  476.200
              Slack:=  298.849
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    98.800   476.200  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[15][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.900     1.400   476.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9626                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (299.049 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.951
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.049
       Launch Clock:=    0.000
          Data Path:+  476.000
              Slack:=  299.049
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    98.600   476.000  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[5][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.900     1.200   476.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9596                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[5][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (299.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[13][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  475.700
              Slack:=  299.358
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    98.300   475.700  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[13][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.800     0.900   475.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9620                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[13][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (299.758 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  475.300
              Slack:=  299.758
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    97.900   475.300  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[24][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.800     0.500   475.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9653                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[24][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (299.758 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  475.300
              Slack:=  299.758
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    97.900   475.300  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[16][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.800     0.500   475.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (299.858 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  475.200
              Slack:=  299.858
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    97.800   475.200  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[6][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.800     0.400   475.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9599                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[6][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (299.858 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  475.200
              Slack:=  299.858
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    97.800   475.200  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[17][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.800     0.400   475.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9632                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[17][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (300.066 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.933
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.067
       Launch Clock:=    0.000
          Data Path:+  475.000
              Slack:=  300.066
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.600   377.400  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g74048/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  102.900    97.600   475.000  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[18][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  175.700     0.200   475.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9635                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[18][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (316.962 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.500
              Slack:=  316.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.900   461.500  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[9][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     2.000   461.500  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9608                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[9][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (316.962 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[17][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.500
              Slack:=  316.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.900   461.500  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[17][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     2.000   461.500  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9632                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[17][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (316.962 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.500
              Slack:=  316.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.900   461.500  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[24][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     2.000   461.500  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9653                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[24][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (316.962 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.500
              Slack:=  316.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.900   461.500  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[25][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     2.000   461.500  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9656                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (316.962 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.500
              Slack:=  316.962
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.900   461.500  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[8][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     2.000   461.500  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9605                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (317.062 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.400
              Slack:=  317.062
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.800   461.400  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[16][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     1.900   461.400  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (317.162 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.300
              Slack:=  317.162
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.700   461.300  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[21][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     1.800   461.300  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9644                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (317.162 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.300
              Slack:=  317.162
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.700   461.300  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[4][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     1.800   461.300  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9593                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (317.162 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.538
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.462
       Launch Clock:=    0.000
          Data Path:+  461.300
              Slack:=  317.162
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.700   461.300  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[3][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.100     1.800   461.300  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9590                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[3][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (317.276 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.524
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.476
       Launch Clock:=    0.000
          Data Path:+  461.200
              Slack:=  317.276
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.600   461.200  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[23][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.000     1.700   461.200  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9650                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[23][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (317.576 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.524
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.476
       Launch Clock:=    0.000
          Data Path:+  460.900
              Slack:=  317.576
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.300   460.900  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[22][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.000     1.400   460.900  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9647                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[22][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (317.576 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.524
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.476
       Launch Clock:=    0.000
          Data Path:+  460.900
              Slack:=  317.576
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.300   460.900  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[28][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  146.000     1.400   460.900  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9665                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[28][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (317.790 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.510
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.490
       Launch Clock:=    0.000
          Data Path:+  460.700
              Slack:=  317.790
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.100   460.700  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[19][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      15  145.900     1.200   460.700  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9638                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (317.890 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.510
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.490
       Launch Clock:=    0.000
          Data Path:+  460.600
              Slack:=  317.890
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    84.000   460.600  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[5][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  145.900     1.100   460.600  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9596                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[5][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (318.419 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   21.481
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.519
       Launch Clock:=    0.000
          Data Path:+  460.100
              Slack:=  318.419
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    78.800   376.600  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73749/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      15  102.900    83.500   460.100  
  cpu/stage1/regfile/n_118                        -      -      R     (net)                      15        -         -         -  
  cpu/stage1/regfile/mem_reg[2][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      15  145.700     0.600   460.100  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9587                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[2][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (322.271 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[20][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[20][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.600
              Slack:=  322.271
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    80.300   457.600  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[20][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.600   457.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9641                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[20][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (322.271 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.600
              Slack:=  322.271
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    80.300   457.600  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[23][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.600   457.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9650                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[23][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (322.371 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.500
              Slack:=  322.371
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    80.200   457.500  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[22][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.500   457.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9647                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[22][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (322.571 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[12][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.300
              Slack:=  322.571
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    80.000   457.300  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[12][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.300   457.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9617                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[12][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (322.571 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.300
              Slack:=  322.571
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    80.000   457.300  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[10][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.300   457.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9611                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[10][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (322.671 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.200
              Slack:=  322.671
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    79.900   457.200  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[3][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.200   457.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9590                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[3][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (322.671 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[27][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[27][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   20.129
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.871
       Launch Clock:=    0.000
          Data Path:+  457.200
              Slack:=  322.671
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                    6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                        6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL          47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                       47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L           39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                       62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          43  158.300    79.500   377.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                       43        -         -         -  
  cpu/stage1/regfile/g73840/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       7  102.900    79.900   457.200  
  cpu/stage1/regfile/n_103                        -      -      R     (net)                        7        -         -         -  
  cpu/stage1/regfile/mem_reg[27][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        7  136.300     0.200   457.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9662                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[27][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (329.211 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.400
              Slack:=  329.211
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    74.100   452.400  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[15][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.500   452.400  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9626                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (329.211 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.400
              Slack:=  329.211
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    74.100   452.400  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[4][11]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.500   452.400  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9593                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][11]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (329.211 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.400
              Slack:=  329.211
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    74.100   452.400  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[30][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.500   452.400  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9671                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[30][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (329.311 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.300
              Slack:=  329.311
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    74.000   452.300  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[29][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.400   452.300  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9668                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[29][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (329.411 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.200
              Slack:=  329.411
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    73.900   452.200  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[16][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.300   452.200  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (329.411 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[1][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[1][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.389
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.611
       Launch Clock:=    0.000
          Data Path:+  452.200
              Slack:=  329.411
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    73.900   452.200  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[1][11]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.200     1.300   452.200  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                        (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                            -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk                             -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[1][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (329.525 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.375
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.625
       Launch Clock:=    0.000
          Data Path:+  452.100
              Slack:=  329.525
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    73.800   452.100  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[10][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.100     1.200   452.100  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9611                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[10][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (329.525 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.375
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.625
       Launch Clock:=    0.000
          Data Path:+  452.100
              Slack:=  329.525
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    73.800   452.100  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[28][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.100     1.200   452.100  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9665                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[28][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (329.525 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][11]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   18.375
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.625
       Launch Clock:=    0.000
          Data Path:+  452.100
              Slack:=  329.525
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                       (ps)      (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   6    4.100    18.600    18.600  
  reset                                           -      -      R     (net)                       6        -         -         -  
  FE_OFC0_reset/Y                                 -      A->Y   R     BUFx2_ASAP7_75t_SL         47   46.800    85.700   104.300  
  FE_OFN0_reset                                   -      -      R     (net)                      47        -         -         -  
  cpu/stage1/FE_DBTC91_reset/Y                    -      A->Y   F     INVx1_ASAP7_75t_L          39  187.700   108.800   213.100  
  cpu/stage1/FE_DBTN91_reset                      -      -      F     (net)                      39        -         -         -  
  cpu/stage1/regfile/FE_OFC523_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         62  176.000    84.700   297.800  
  cpu/stage1/regfile/FE_OFN523_FE_DBTN91_reset    -      -      F     (net)                      62        -         -         -  
  cpu/stage1/regfile/FE_OFC524_FE_DBTN91_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL         43  158.300    80.500   378.300  
  cpu/stage1/regfile/FE_OFN524_FE_DBTN91_reset    -      -      F     (net)                      43        -         -         -  
  cpu/stage1/regfile/g73534/Y                     -      A->Y   R     NAND2xp5_ASAP7_75t_SL      12  102.900    73.800   452.100  
  cpu/stage1/regfile/n_149                        -      -      R     (net)                      12        -         -         -  
  cpu/stage1/regfile/mem_reg[26][11]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL      12  124.100     1.200   452.100  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                 115  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                     115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9659                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[26][11]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------

