// Seed: 49632721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_9, id_10, id_11;
  id_12 :
  assert property (@(posedge 1 !== 1, posedge 1) 1)
    #1 begin
      begin
        id_12 = id_1 !== 1;
      end
    end
  wire id_13;
  assign id_4  = id_12;
  assign id_12 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1, id_5
  );
endmodule
