// Seed: 1200913993
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6
);
  wire id_8;
  wire id_9;
  id_10(
      .id_0(id_4), .id_1(id_3), .id_2(1), .id_3(1), .id_4(1), .id_5(id_5), .id_6(1 * 1 + 1)
  );
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1,
    input  wand id_2,
    input  tri0 id_3
);
  id_5(
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_3),
      .id_3({id_3}),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_3),
      .id_7(""),
      .id_8(1)
  );
  uwire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign id_6 = 1;
  wire id_7;
endmodule
