# 04B-020 A1-01 — Compiled Datasheet

> Sources: `04B-020_A1-01_sch.md` (schematic export), `04B-020_A1-01_man.md` (manual commentary)


# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training.

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04B-020 |
| Revision         | A1-01 |
| Title            | PUSH-PULL AMPLIFIER |
| PCB Dimensions   | 50 mm x 33 mm |
| Pieces per Panel | 6 |

# Netlist (Schematic)

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| GND | C2 | - | - | 1 |
| GND | C3 | - | - | 1 |
| GND | R1 | 1 | 1 | 1 |
| GND | TP5 | 1 | 1 | 1 |
| GND | P1 | 1 | GND (1) | 1 |
| GND | R3 | 1 | 1 | 1 |
| GND | Q2 | C | C | 1 |
| N$2 | C1 | - | - | 1 |
| N$2 | TP2 | 1 | 1 | 1 |
| N$2 | Q1 | B | B | 1 |
| N$2 | R2 | 1 | 1 | 1 |
| N$2 | R4 | 2 | 2 | 1 |
| N$3 | Q2 | B | B | 1 |
| N$3 | R1 | 2 | 2 | 1 |
| N$3 | R4 | 1 | 1 | 1 |
| N$3 | C5 | - | - | 1 |
| N$3 | TP7 | 1 | 1 | 1 |
| N$7 | P1 | 5 | OUTPUT (5) | 1 |
| N$7 | C4 | - | - | 1 |
| N$7 | R3 | 2 | 2 | 1 |
| N$7 | TP6 | 1 | 1 | 1 |
| N$9 | TP3 | 1 | 1 | 1 |
| N$9 | C4 | + | + | 1 |
| N$9 | Q1 | E | E | 1 |
| N$9 | Q2 | E | E | 1 |
| N$10 | TP1 | 1 | 1 | 1 |
| N$10 | C1 | + | + | 1 |
| N$10 | P1 | 4 | INPUT (4) | 1 |
| N$10 | C5 | + | + | 1 |
| V+ | TP4 | 1 | 1 | 1 |
| V+ | R2 | 2 | 2 | 1 |
| V+ | P1 | 2 | V+ (2) | 1 |
| V+ | C2 | + | + | 1 |
| V+ | C3 | + | + | 1 |
| V+ | Q1 | C | C | 1 |

# Partlist (Schematic)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor |  |
| C2 | Capacitor |  |
| C3 | Capacitor |  |
| C4 | Capacitor |  |
| C5 | Capacitor |  |
| P1 | Connector (plug) |  |
| Q1 | Transistor | NPN |
| Q2 | Transistor | PNP |
| R1 | Resistor |  |
| R2 | Resistor |  |
| R3 | Resistor |  |
| R4 | Resistor |  |
| TP1 | Test point |  |
| TP2 | Test point |  |
| TP3 | Test point |  |
| TP4 | Test point |  |
| TP5 | Test point |  |
| TP6 | Test point |  |
| TP7 | Test point |  |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|
| 1 | GND |  |
| 2 | V+ |  |
| 3 |  |  |
| 4 | INPUT |  |
| 5 | OUTPUT |  |

# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Bias string (D1, D2 + R1/R2):**

- Two small-signal diodes (e.g., 1N4148 or BAV99-like) set ~1.2–1.4 V to reduce crossover.
    
- **R1/R2 10–100 kΩ** provide bias currents; make the diode current **~0.5–2 mA** for thermal stability.
    
- Trade-offs: higher bias reduces crossover distortion but increases quiescent current/thermal drift.
    

**Output coupling (C4) & load (R3):**

- Choose **C4** to set LF corner with **Rload**; for **R3 10 kΩ**, **C4 4.7–10 µF** → fc ≈ 3–1.6 Hz.
    
- Add **snubber 10–100 Ω + 100–470 pF** across output if driving capacitive loads.
    

**Input coupling (C1):** sized to source/network; **2.2–10 µF** typical.

**Transistors Q1/Q2:** complementary small-signal pair; design for **IcQ 1–5 mA** depending on load needs.

Start **C5 100–470 pF**; trade-off is HF roll-off vs stability with reactive sources.
