- ğŸ‘‹ Hi, Iâ€™m @shawag
- ğŸ‘€ Iâ€™m interested in FPGA,verilogï¼Œdigital IC design
- ğŸŒ± Iâ€™m currently learning RTL2GDS flowï¼Œ verification methodï¼Œ IP design
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<table>
<tr>
<td>

[![My github stats](https://github-readme-stats.vercel.app/api?username=shawag&show_icons=true&include_all_commits=true&hide=issues,contribs&custom_title=My%20GitHub%20Stats)]()

</td>
<td>

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=shawag&layout=compact&langs_count=4)]()

</td>
</tr>
</table>


* ![systemverilog](https://img.shields.io/badge/-SystemVerilog-CAD09D.svg) ![verilog](https://img.shields.io/badge/-Verilog-8985F0.svg) ![Chisel](https://img.shields.io/badge/-Chisel-2030A0.svg) ![c](https://img.shields.io/badge/-C/C++-red?logo=c&logoColor=ffffff) ![python](https://img.shields.io/badge/-Python-3776AB?logo=python&logoColor=ffffff) ![Tcl](https://img.shields.io/badge/-Tcl-239120.svg)

* ![iverilog](https://img.shields.io/badge/-iverilog-green.svg) ![vivado](https://img.shields.io/badge/-Vivado-FF1010.svg?logo=xilinx&logoColor=ffffff) 



<img align="right" src="https://komarev.com/ghpvc/?username=zznjupt&color=green">
