// Seed: 4126837441
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1'b0;
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  logic [7:0] id_1;
  supply0 id_2;
  module_0 modCall_1 ();
  id_3(
      .id_0(id_4),
      .id_1(id_1[1]),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(id_4[1]),
      .id_5(id_4),
      .id_6(id_2 - 1),
      .id_7(1),
      .id_8(id_4),
      .id_9(id_5),
      .id_10((id_5))
  );
  wire id_6 = id_5;
endmodule
