============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Mon Jul  1 12:50:42 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/syn_1/WYSWD_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/bianmaqi.v
HDL-1007 : analyze verilog file prj/DAC.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.081682s wall, 3.078125s user + 0.109375s system = 3.187500s CPU (103.4%)

RUN-1004 : used memory is 529 MB, reserved memory is 479 MB, peak memory is 559 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.238490s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (2.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 526 MB, peak memory is 606 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.638600s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 526 MB, peak memory is 606 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/DAC.v
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.238436s wall, 0.078125s user + 0.218750s system = 0.296875s CPU (4.8%)

RUN-1004 : used memory is 530 MB, reserved memory is 543 MB, peak memory is 606 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.637325s wall, 0.156250s user + 0.234375s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 530 MB, reserved memory is 543 MB, peak memory is 606 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/DAC.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.238076s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (3.3%)

RUN-1004 : used memory is 540 MB, reserved memory is 549 MB, peak memory is 606 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.630304s wall, 0.234375s user + 0.125000s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 540 MB, reserved memory is 549 MB, peak memory is 606 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file prj/tx.v
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(18)
HDL-8007 ERROR: syntax error near '.' in prj/sending.v(19)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(32)
HDL-8007 ERROR: syntax error near '.' in prj/sending.v(33)
HDL-8007 ERROR: 'tx' is an unknown type in prj/sending.v(16)
HDL-8007 ERROR: 'tx' is an unknown type in prj/sending.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in prj/sending.v(1)
HDL-1007 : Verilog file 'prj/sending.v' ignored due to errors
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(18)
HDL-8007 ERROR: syntax error near '.' in prj/sending.v(19)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(32)
HDL-8007 ERROR: syntax error near '.' in prj/sending.v(33)
HDL-8007 ERROR: 'tx' is an unknown type in prj/sending.v(16)
HDL-8007 ERROR: 'tx' is an unknown type in prj/sending.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in prj/sending.v(1)
HDL-1007 : Verilog file 'prj/sending.v' ignored due to errors
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(56)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(56)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(56)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(59)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(59)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(59)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(60)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(60)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(61)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(61)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(61)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(62)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(62)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(62)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(63)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(63)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(63)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(64)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(18)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(32)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(18)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(32)
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(18)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(32)
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(56)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(56)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(56)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(59)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(59)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(59)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(60)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(60)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(61)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(61)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(61)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(62)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(62)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(62)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(63)
HDL-8007 ERROR: procedural assignment to a non-register 'tx' is not permitted in prj/tx.v(63)
HDL-8007 ERROR: 'tx' is not valid in an expression in prj/tx.v(63)
HDL-8007 ERROR: cannot assign to non-variable 'tx' in prj/tx.v(64)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file prj/tx.v
HDL-5007 WARNING: parameter 'BAUD_CNT_MAX' becomes localparam in 'tx' with formal parameter declaration list in prj/tx.v(15)
