;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP 0, @2
	SLT 100, <250
	SUB <-72, @200
	SUB @30, 32
	CMP 460, 93
	SUB @111, 103
	CMP 12, @130
	JMN 0, <402
	MOV 240, 60
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	JMN 0, <402
	SUB #50, -4
	CMP @111, 103
	ADD -1, @-25
	SUB #0, -40
	SPL 0, -40
	ADD @30, 809
	CMP -7, <-20
	SUB -1, @-20
	SLT @30, 32
	ADD <0, 21
	DJN 0, @40
	SUB #11, @200
	ADD <0, 21
	JMN 0, <402
	SUB #0, -40
	SPL @300, 90
	SLT @30, 32
	SUB 100, @2
	SPL @300, 90
	ADD #0, 40
	SUB 11, @10
	SUB 11, @10
	JMZ 100, #250
	SUB 11, @10
	JMN 11, #10
	SUB 300, 90
	DJN 100, #251
	SUB @30, 32
	ADD 30, 9
	CMP #0, -40
	SPL 0, <402
	CMP #0, -40
	SUB @30, 32
