// Seed: 2402932699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output tri0 id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_13 ? 1 : 1'h0;
  assign id_5 = -1 ? -1 + 1'b0 : -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd27,
    parameter id_3  = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  inout wire id_13;
  input wire _id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_10,
      id_13,
      id_7,
      id_10,
      id_11,
      id_8,
      id_4,
      id_8,
      id_2,
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_11,
      id_8,
      id_4,
      id_10,
      id_8,
      id_13,
      id_9
  );
  inout wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  wire [id_12 : id_3] id_15;
  uwire [(  1  ) : id_3] id_16;
  logic [7:0] id_17;
  logic [1  -  1 : id_3  ==  1  -  -1 'b0] id_18;
  assign id_16 = -1 && id_14;
  always @(posedge id_6) begin : LABEL_0
    id_17[1] = id_8;
    $signed(74);
    ;
  end
endmodule
