---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_2_OPQ_1
  # nprobe: 2
  # QPS 16806.72268907563
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 16806.72268907563
  # Cycles per query: 8330
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 1746.42
  #         LUT: 1616.94
  #         DSP48E: 0
  #         
  # QPS: 17064.846416382254
  # Cycles per query: 8204
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 54.0
  #         URAM: 144
  #         FF: 17562
  #         LUT: 13946
  #         DSP48E: 108
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 2
  # Stage 5:
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 84.0
  #         URAM: 0.0
  #         FF: 23524.0
  #         LUT: 21885.333333333332
  #         DSP48E: 120.0
  #         
  # QPS: 18464.78501714587
  # Cycles per query: 7582
  # HBM_CHANNEL_NUM: 12
  # STAGE5_COMP_PE_NUM: 4
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 18.0
  #         URAM: 0
  #         FF: 19356.3
  #         LUT: 20366.100000000002
  #         DSP48E: 0
  #         
  # QPS: 20132.297958009778
  # Cycles per query: 6954
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 1179153
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 640.0
  #         URAM: 272.0
  #         FF: 573190.72
  #         LUT: 397037.37333333335
  #         DSP48E: 1180.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 200.0
  #         URAM: 272.0
  #         FF: 249046.72
  #         LUT: 203276.37333333335
  #         DSP48E: 1176.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.06698039396170839%', 'LUT': '0.12402890279823271%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '1.3392857142857142%', 'DSP48E': '1.196808510638298%', 'FF': '0.6735548600883653%', 'LUT': '1.0697410407461954%', 'URAM': '15.0%'}
  # Stage 5: {'BRAM_18K': '2.083333333333333%', 'DSP48E': '1.3297872340425532%', 'FF': '0.902215267550319%', 'LUT': '1.6787350679103257%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.4464285714285714%', 'DSP48E': '0.0%', 'FF': '0.7423715942562591%', 'LUT': '1.562200846833579%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '18.5%', 'DSP48E': '1.7006802721088436%', 'FF': '1.0676711582469345%', 'LUT': '1.0586572185992036%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 1.0586572185992036%
  # Stage 2: {'BRAM_18K': '0.5%', 'DSP48E': '78.91156462585033%', 'FF': '73.96162454980335%', 'LUT': '70.50007713636239%', 'URAM': '47.05882352941176%'}
  # LUT only:
  # Stage 2: 70.50007713636239%
  # Stage 3: {'BRAM_18K': '3.0%', 'DSP48E': '0.0%', 'FF': '0.7012419195884211%', 'LUT': '0.7954392207443292%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.7954392207443292%
  # Stage 4: {'BRAM_18K': '27.0%', 'DSP48E': '9.183673469387756%', 'FF': '7.051688936116082%', 'LUT': '6.860610395253016%', 'URAM': '52.94117647058824%'}
  # LUT only:
  # Stage 4: 6.860610395253016%
  # Stage 5: {'BRAM_18K': '42.0%', 'DSP48E': '10.204081632653061%', 'FF': '9.445617272132715%', 'LUT': '10.7662946630033%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 10.7662946630033%
  # Stage 6: {'BRAM_18K': '9.0%', 'DSP48E': '0.0%', 'FF': '7.772156164112501%', 'LUT': '10.018921366037752%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 10.018921366037752%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '15.873015873015872%', 'DSP48E': '13.076241134751774%', 'FF': '21.98356651939126%', 'LUT': '30.455124979545083%', 'URAM': '28.333333333333332%'}


  # Constants
  NLIST: 8192
  NPROBE: 2
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 2

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 4

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
