INFO: [VRFC 10-163] Analyzing VHDL file "F:/Lab 9-10/Lab9-10/Lab9-10.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Lab 9-10/Lab9-10/Lab9-10.srcs/sim_1/new/TB_RCA_T3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RCA_T3
