

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Tue Apr 25 16:11:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18005|    18005|  90.025 us|  90.025 us|  18006|  18006|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |    18003|    18003|        22|         18|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     241|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    9|     645|       3|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     196|    -|
|Register         |        -|    -|     406|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    9|    1051|     440|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U2  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U3  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   9|  645|   3|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_114_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln20_1_fu_176_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln20_fu_167_p2    |         +|   0|  0|  39|          32|           5|
    |ap_condition_138      |       and|   0|  0|   6|           1|           1|
    |ap_condition_235      |       and|   0|  0|   6|           1|           1|
    |ap_condition_493      |       and|   0|  0|   6|           1|           1|
    |addr_cmp_fu_137_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln13_fu_108_p2   |      icmp|   0|  0|  11|          10|           6|
    |icmp_ln17_fu_162_p2   |      icmp|   0|  0|  18|          32|           1|
    |A_d0                  |    select|   0|  0|  32|           1|           1|
    |beta_fu_151_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   6|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 241|         186|         117|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |A_address0                       |  13|          3|   10|         30|
    |ap_NS_fsm                        |  93|         19|    1|         19|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |   9|          2|   10|         20|
    |ap_sig_allocacmp_result_2_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_reuse_reg_load  |   9|          2|   32|         64|
    |i_fu_60                          |   9|          2|   10|         20|
    |reuse_addr_reg_fu_48             |   9|          2|   64|        128|
    |reuse_reg_fu_52                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 196|         42|  195|        417|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_addr_reg_246                |  10|   0|   10|          0|
    |A_addr_reg_246_pp0_iter1_reg  |  10|   0|   10|          0|
    |add_ln20_1_reg_285            |  32|   0|   32|          0|
    |add_ln20_reg_275              |  32|   0|   32|          0|
    |addr_cmp_reg_251              |   1|   0|    1|          0|
    |address_reg_241               |  32|   0|   32|          0|
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |beta_reg_256                  |  32|   0|   32|          0|
    |i_fu_60                       |  10|   0|   10|          0|
    |icmp_ln13_reg_232             |   1|   0|    1|          0|
    |icmp_ln17_reg_270             |   1|   0|    1|          0|
    |mul_ln20_1_reg_280            |  32|   0|   32|          0|
    |mul_ln20_reg_265              |  32|   0|   32|          0|
    |result_2_fu_56                |  32|   0|   32|          0|
    |result_reg_290                |  32|   0|   32|          0|
    |reuse_addr_reg_fu_48          |  64|   0|   64|          0|
    |reuse_reg_fu_52               |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 406|   0|  406|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|       getTanh|  return value|
|A_address0     |  out|   10|   ap_memory|             A|         array|
|A_ce0          |  out|    1|   ap_memory|             A|         array|
|A_we0          |  out|    1|   ap_memory|             A|         array|
|A_d0           |  out|   32|   ap_memory|             A|         array|
|A_q0           |   in|   32|   ap_memory|             A|         array|
|addr_address0  |  out|   10|   ap_memory|          addr|         array|
|addr_ce0       |  out|    1|   ap_memory|          addr|         array|
|addr_q0        |   in|   32|   ap_memory|          addr|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 18, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 25 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%result_2 = alloca i32 1"   --->   Operation 27 'alloca' 'result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:10]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%store_ln13 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 35 'store' 'store_ln13' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 38 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 39 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%icmp_ln13 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%add_ln13 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 43 'add' 'add_ln13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body.split_ifconv, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 45 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%addr_addr = getelementptr i32 %addr, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 46 'getelementptr' 'addr_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.66ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 47 'load' 'address' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 48 [1/1] (1.02ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 48 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 49 [1/2] (2.66ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 49 'load' 'address' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %address" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 50 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 52 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 53 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 54 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 54 'icmp' 'addr_cmp' <Predicate = (!icmp_ln13)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.02ns)   --->   "%store_ln15 = store i64 %zext_ln15, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 55 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 56 'load' 'reuse_reg_load' <Predicate = (!icmp_ln13 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 57 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 58 [1/1] (0.63ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 58 'select' 'beta' <Predicate = (!icmp_ln13)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%result_2_load = load i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:26]   --->   Operation 83 'load' 'result_2_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %result_2_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:26]   --->   Operation 84 'ret' 'ret_ln26' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 59 [5/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 59 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 60 [4/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 60 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 61 [3/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 61 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 62 [2/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 62 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 63 [1/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 63 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 64 [1/1] (1.54ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %beta, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 64 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln20 = add i32 %mul_ln20, i32 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 65 'add' 'add_ln20' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 66 [5/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 66 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 67 [4/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 67 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 68 [3/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 68 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 69 [2/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 69 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 70 [1/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 70 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i32 %mul_ln20_1, i32 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 71 'add' 'add_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 72 [5/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 72 'mul' 'result' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 73 [4/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 73 'mul' 'result' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.34>
ST_19 : Operation 74 [3/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 74 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 75 [2/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 75 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 76 [1/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 76 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 77 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.63ns)   --->   "%result_3 = select i1 %icmp_ln17, i32 1, i32 %result" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 78 'select' 'result_3' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 79 [1/1] (2.66ns)   --->   "%store_ln22 = store i32 %result_3, i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_22 : Operation 80 [1/1] (1.02ns)   --->   "%store_ln17 = store i32 %result_3, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 80 'store' 'store_ln17' <Predicate = true> <Delay = 1.02>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %result_3, i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 81 'store' 'store_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 82 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 01110000000000000000000]
reuse_reg           (alloca           ) [ 01111111111111111111111]
result_2            (alloca           ) [ 01111111111111111111111]
i                   (alloca           ) [ 01000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000]
spectopmodule_ln10  (spectopmodule    ) [ 00000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000]
store_ln13          (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
br_ln13             (br               ) [ 00000000000000000000000]
i_1                 (load             ) [ 00000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000]
icmp_ln13           (icmp             ) [ 01111111111111111110000]
empty               (speclooptripcount) [ 00000000000000000000000]
add_ln13            (add              ) [ 00000000000000000000000]
br_ln13             (br               ) [ 00000000000000000000000]
i_cast              (zext             ) [ 00000000000000000000000]
addr_addr           (getelementptr    ) [ 00100000000000000000000]
store_ln13          (store            ) [ 00000000000000000000000]
address             (load             ) [ 00010000000000000000000]
zext_ln15           (zext             ) [ 00000000000000000000000]
A_addr              (getelementptr    ) [ 01111111111111111111111]
reuse_addr_reg_load (load             ) [ 00000000000000000000000]
addr_cmp            (icmp             ) [ 00001000000000000000000]
store_ln15          (store            ) [ 00000000000000000000000]
reuse_reg_load      (load             ) [ 00000000000000000000000]
A_load              (load             ) [ 00000000000000000000000]
beta                (select           ) [ 01110111111111111111110]
mul_ln20            (mul              ) [ 00000000001000000000000]
icmp_ln17           (icmp             ) [ 01111000000111111111111]
add_ln20            (add              ) [ 00000000000111110000000]
mul_ln20_1          (mul              ) [ 00000000000000001000000]
add_ln20_1          (add              ) [ 01110000000000000111110]
result              (mul              ) [ 00001000000000000000001]
specloopname_ln13   (specloopname     ) [ 00000000000000000000000]
result_3            (select           ) [ 00000000000000000000000]
store_ln22          (store            ) [ 00000000000000000000000]
store_ln17          (store            ) [ 00000000000000000000000]
store_ln13          (store            ) [ 00000000000000000000000]
br_ln13             (br               ) [ 00000000000000000000000]
result_2_load       (load             ) [ 00000000000000000000000]
ret_ln26            (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_addr_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="result_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="addr_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="address/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 store_ln22/22 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln13_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln13_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln13_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln13_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln15_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="reuse_addr_reg_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="2"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="addr_cmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln15_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="reuse_reg_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="3"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="beta_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="beta/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln17_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="6"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln20_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="7"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_1/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln20_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/16 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="13"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result/17 "/>
</bind>
</comp>

<comp id="185" class="1004" name="result_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="12"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_3/22 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln17_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="21"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/22 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln13_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="21"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/22 "/>
</bind>
</comp>

<comp id="202" class="1004" name="result_2_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="3"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_2_load/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="reuse_addr_reg_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="212" class="1005" name="reuse_reg_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="219" class="1005" name="result_2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="3"/>
<pin id="221" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln13_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="236" class="1005" name="addr_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="1"/>
<pin id="238" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="address_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="address "/>
</bind>
</comp>

<comp id="246" class="1005" name="A_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="addr_cmp_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="256" class="1005" name="beta_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta "/>
</bind>
</comp>

<comp id="265" class="1005" name="mul_ln20_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20 "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln17_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln20_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="280" class="1005" name="mul_ln20_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln20_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="result_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="129"><net_src comp="114" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="84" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="215"><net_src comp="52" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="222"><net_src comp="56" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="228"><net_src comp="60" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="235"><net_src comp="108" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="64" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="244"><net_src comp="71" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="249"><net_src comp="77" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="254"><net_src comp="137" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="259"><net_src comp="151" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="268"><net_src comp="158" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="273"><net_src comp="162" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="278"><net_src comp="167" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="283"><net_src comp="172" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="288"><net_src comp="176" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="293"><net_src comp="181" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {22 }
 - Input state : 
	Port: getTanh : A | {3 4 }
	Port: getTanh : addr | {1 2 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		i_cast : 2
		addr_addr : 3
		address : 4
		store_ln13 : 3
	State 2
	State 3
		A_addr : 1
		A_load : 2
		addr_cmp : 1
		store_ln15 : 1
	State 4
		beta : 1
		ret_ln26 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln22 : 1
		store_ln17 : 1
		store_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_158    |    3    |   215   |    1    |
|    mul   |     grp_fu_172    |    3    |   215   |    1    |
|          |     grp_fu_181    |    3    |   215   |    1    |
|----------|-------------------|---------|---------|---------|
|          |  add_ln13_fu_114  |    0    |    0    |    17   |
|    add   |  add_ln20_fu_167  |    0    |    0    |    39   |
|          | add_ln20_1_fu_176 |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|  select  |    beta_fu_151    |    0    |    0    |    32   |
|          |  result_3_fu_185  |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  icmp_ln13_fu_108 |    0    |    0    |    11   |
|   icmp   |  addr_cmp_fu_137  |    0    |    0    |    29   |
|          |  icmp_ln17_fu_162 |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   zext   |   i_cast_fu_120   |    0    |    0    |    0    |
|          |  zext_ln15_fu_130 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    9    |   645   |   220   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_246    |   10   |
|  add_ln20_1_reg_285  |   32   |
|   add_ln20_reg_275   |   32   |
|   addr_addr_reg_236  |   10   |
|   addr_cmp_reg_251   |    1   |
|    address_reg_241   |   32   |
|     beta_reg_256     |   32   |
|       i_reg_225      |   10   |
|   icmp_ln13_reg_232  |    1   |
|   icmp_ln17_reg_270  |    1   |
|  mul_ln20_1_reg_280  |   32   |
|   mul_ln20_reg_265   |   32   |
|   result_2_reg_219   |   32   |
|    result_reg_290    |   32   |
|reuse_addr_reg_reg_205|   64   |
|   reuse_reg_reg_212  |   32   |
+----------------------+--------+
|         Total        |   385  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  2.058  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   645  |   220  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |  1030  |   238  |
+-----------+--------+--------+--------+--------+
