{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77488,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79768,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0251177,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0309529,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00287592,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0309529,
	"finish__design__instance__count__class:antenna_cell": 160,
	"finish__design__instance__area__class:antenna_cell": 400.384,
	"finish__design__instance__count__class:clock_buffer": 424,
	"finish__design__instance__area__class:clock_buffer": 9008.64,
	"finish__design__instance__count__class:timing_repair_buffer": 1080,
	"finish__design__instance__area__class:timing_repair_buffer": 10811.6,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2688.83,
	"finish__design__instance__count__class:clock_inverter": 192,
	"finish__design__instance__area__class:clock_inverter": 2213.37,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79283.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11780,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158200,
	"finish__design__instance__count": 17081,
	"finish__design__instance__area": 262607,
	"finish__timing__setup__tns": -6.119,
	"finish__timing__setup__ws": -0.951633,
	"finish__clock__skew__setup": 0.0995203,
	"finish__clock__skew__hold": 0.0995203,
	"finish__timing__drv__max_slew_limit": 0.172799,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.857373,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 17,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.247932,
	"finish__power__switching__total": 0.327443,
	"finish__power__leakage__total": 1.03544e-07,
	"finish__power__total": 0.575376,
	"finish__design__io": 771,
	"finish__design__die__area": 719367,
	"finish__design__core__area": 712909,
	"finish__design__instance__count": 26597,
	"finish__design__instance__area": 274513,
	"finish__design__instance__count__stdcell": 26597,
	"finish__design__instance__area__stdcell": 274513,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.385061,
	"finish__design__instance__utilization__stdcell": 0.385061,
	"finish__design__rows": 310,
	"finish__design__rows:unithd": 310,
	"finish__design__sites": 569780,
	"finish__design__sites:unithd": 569780,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}