// Seed: 3902553590
module module_0 (
    input uwire module_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input wire id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    output wand id_12,
    output tri0 id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16
);
  wire id_18;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output uwire id_5,
    input  wire  id_6,
    output tri0  id_7,
    output uwire id_8,
    input  uwire id_9,
    output wor   id_10
);
  assign id_1 = id_6 == 1;
  module_0(
      id_2,
      id_7,
      id_2,
      id_9,
      id_9,
      id_1,
      id_6,
      id_6,
      id_3,
      id_6,
      id_3,
      id_9,
      id_4,
      id_0,
      id_6,
      id_4,
      id_3
  );
endmodule
