

================================================================
== Vitis HLS Report for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_8'
================================================================
* Date:           Mon Jan 13 20:39:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.336 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      555|     -|
|Register             |        -|      -|     1237|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1237|      559|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state10  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  102|         21|    1|         21|
    |ap_done            |    9|          2|    1|          2|
    |d_value_1_0_blk_n  |    9|          2|    1|          2|
    |d_value_1_0_din    |  102|         21|   16|        336|
    |d_value_1_1_blk_n  |    9|          2|    1|          2|
    |d_value_1_1_din    |  102|         21|   16|        336|
    |d_value_1_2_blk_n  |    9|          2|    1|          2|
    |d_value_1_2_din    |  102|         21|   16|        336|
    |d_value_1_3_blk_n  |    9|          2|    1|          2|
    |d_value_1_3_din    |  102|         21|   16|        336|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  555|        115|   70|       1375|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  20|   0|   20|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |p_0_reg_1549    |  16|   0|   16|          0|
    |p_119_reg_1174  |  16|   0|   16|          0|
    |p_120_reg_1179  |  16|   0|   16|          0|
    |p_121_reg_1184  |  16|   0|   16|          0|
    |p_122_reg_1189  |  16|   0|   16|          0|
    |p_123_reg_1194  |  16|   0|   16|          0|
    |p_124_reg_1199  |  16|   0|   16|          0|
    |p_125_reg_1204  |  16|   0|   16|          0|
    |p_126_reg_1209  |  16|   0|   16|          0|
    |p_127_reg_1214  |  16|   0|   16|          0|
    |p_128_reg_1219  |  16|   0|   16|          0|
    |p_129_reg_1224  |  16|   0|   16|          0|
    |p_130_reg_1229  |  16|   0|   16|          0|
    |p_131_reg_1234  |  16|   0|   16|          0|
    |p_132_reg_1239  |  16|   0|   16|          0|
    |p_133_reg_1244  |  16|   0|   16|          0|
    |p_134_reg_1249  |  16|   0|   16|          0|
    |p_135_reg_1254  |  16|   0|   16|          0|
    |p_136_reg_1259  |  16|   0|   16|          0|
    |p_137_reg_1264  |  16|   0|   16|          0|
    |p_138_reg_1269  |  16|   0|   16|          0|
    |p_139_reg_1274  |  16|   0|   16|          0|
    |p_140_reg_1279  |  16|   0|   16|          0|
    |p_141_reg_1284  |  16|   0|   16|          0|
    |p_142_reg_1289  |  16|   0|   16|          0|
    |p_143_reg_1294  |  16|   0|   16|          0|
    |p_144_reg_1299  |  16|   0|   16|          0|
    |p_145_reg_1304  |  16|   0|   16|          0|
    |p_146_reg_1309  |  16|   0|   16|          0|
    |p_147_reg_1314  |  16|   0|   16|          0|
    |p_148_reg_1319  |  16|   0|   16|          0|
    |p_149_reg_1324  |  16|   0|   16|          0|
    |p_150_reg_1329  |  16|   0|   16|          0|
    |p_151_reg_1334  |  16|   0|   16|          0|
    |p_152_reg_1339  |  16|   0|   16|          0|
    |p_153_reg_1344  |  16|   0|   16|          0|
    |p_154_reg_1349  |  16|   0|   16|          0|
    |p_155_reg_1354  |  16|   0|   16|          0|
    |p_156_reg_1359  |  16|   0|   16|          0|
    |p_157_reg_1364  |  16|   0|   16|          0|
    |p_158_reg_1369  |  16|   0|   16|          0|
    |p_159_reg_1374  |  16|   0|   16|          0|
    |p_160_reg_1379  |  16|   0|   16|          0|
    |p_161_reg_1384  |  16|   0|   16|          0|
    |p_162_reg_1389  |  16|   0|   16|          0|
    |p_163_reg_1394  |  16|   0|   16|          0|
    |p_164_reg_1399  |  16|   0|   16|          0|
    |p_165_reg_1404  |  16|   0|   16|          0|
    |p_166_reg_1409  |  16|   0|   16|          0|
    |p_167_reg_1414  |  16|   0|   16|          0|
    |p_168_reg_1419  |  16|   0|   16|          0|
    |p_169_reg_1424  |  16|   0|   16|          0|
    |p_170_reg_1429  |  16|   0|   16|          0|
    |p_171_reg_1434  |  16|   0|   16|          0|
    |p_172_reg_1439  |  16|   0|   16|          0|
    |p_173_reg_1444  |  16|   0|   16|          0|
    |p_174_reg_1449  |  16|   0|   16|          0|
    |p_175_reg_1454  |  16|   0|   16|          0|
    |p_176_reg_1459  |  16|   0|   16|          0|
    |p_177_reg_1464  |  16|   0|   16|          0|
    |p_178_reg_1469  |  16|   0|   16|          0|
    |p_179_reg_1474  |  16|   0|   16|          0|
    |p_180_reg_1479  |  16|   0|   16|          0|
    |p_181_reg_1484  |  16|   0|   16|          0|
    |p_182_reg_1489  |  16|   0|   16|          0|
    |p_183_reg_1494  |  16|   0|   16|          0|
    |p_184_reg_1499  |  16|   0|   16|          0|
    |p_185_reg_1504  |  16|   0|   16|          0|
    |p_186_reg_1509  |  16|   0|   16|          0|
    |p_187_reg_1514  |  16|   0|   16|          0|
    |p_188_reg_1519  |  16|   0|   16|          0|
    |p_189_reg_1524  |  16|   0|   16|          0|
    |p_190_reg_1529  |  16|   0|   16|          0|
    |p_191_reg_1534  |  16|   0|   16|          0|
    |p_192_reg_1539  |  16|   0|   16|          0|
    |p_193_reg_1544  |  16|   0|   16|          0|
    +----------------+----+----+-----+-----------+
    |Total           |1237|   0| 1237|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                               Source Object                               |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.8|  return value|
|data_val                    |   in|  1280|     ap_none|                                                                   data_val|        scalar|
|d_value_1_0_din             |  out|    16|     ap_fifo|                                                                d_value_1_0|       pointer|
|d_value_1_0_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_1_0|       pointer|
|d_value_1_0_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_1_0|       pointer|
|d_value_1_0_full_n          |   in|     1|     ap_fifo|                                                                d_value_1_0|       pointer|
|d_value_1_0_write           |  out|     1|     ap_fifo|                                                                d_value_1_0|       pointer|
|d_value_1_1_din             |  out|    16|     ap_fifo|                                                                d_value_1_1|       pointer|
|d_value_1_1_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_1_1|       pointer|
|d_value_1_1_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_1_1|       pointer|
|d_value_1_1_full_n          |   in|     1|     ap_fifo|                                                                d_value_1_1|       pointer|
|d_value_1_1_write           |  out|     1|     ap_fifo|                                                                d_value_1_1|       pointer|
|d_value_1_2_din             |  out|    16|     ap_fifo|                                                                d_value_1_2|       pointer|
|d_value_1_2_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_1_2|       pointer|
|d_value_1_2_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_1_2|       pointer|
|d_value_1_2_full_n          |   in|     1|     ap_fifo|                                                                d_value_1_2|       pointer|
|d_value_1_2_write           |  out|     1|     ap_fifo|                                                                d_value_1_2|       pointer|
|d_value_1_3_din             |  out|    16|     ap_fifo|                                                                d_value_1_3|       pointer|
|d_value_1_3_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_1_3|       pointer|
|d_value_1_3_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_1_3|       pointer|
|d_value_1_3_full_n          |   in|     1|     ap_fifo|                                                                d_value_1_3|       pointer|
|d_value_1_3_write           |  out|     1|     ap_fifo|                                                                d_value_1_3|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+

