Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov 11 00:23:22 2018
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Univ/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clkReg/count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.420        0.000                      0                   40        0.254        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.420        0.000                      0                   40        0.254        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkReg/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkReg/count_reg[20]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.708 r  clkReg/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.708    clkReg/count_reg[24]_i_1_n_6
    SLICE_X42Y17         FDRE                                         r  clkReg/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.439    14.780    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  clkReg/count_reg[25]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.109    15.128    clkReg/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkReg/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkReg/count_reg[20]_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.604 r  clkReg/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.604    clkReg/count_reg[24]_i_1_n_7
    SLICE_X42Y17         FDRE                                         r  clkReg/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.439    14.780    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  clkReg/count_reg[24]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.109    15.128    clkReg/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.591 r  clkReg/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.591    clkReg/count_reg[20]_i_1_n_6
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440    14.781    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[21]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.109    15.129    clkReg/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.583 r  clkReg/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.583    clkReg/count_reg[20]_i_1_n_4
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440    14.781    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.109    15.129    clkReg/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 r  clkReg/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.507    clkReg/count_reg[20]_i_1_n_5
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440    14.781    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.109    15.129    clkReg/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkReg/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkReg/count_reg[16]_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.487 r  clkReg/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    clkReg/count_reg[20]_i_1_n_7
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440    14.781    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[20]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.109    15.129    clkReg/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 r  clkReg/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    clkReg/count_reg[16]_i_1_n_6
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441    14.782    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.109    15.130    clkReg/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.466 r  clkReg/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.466    clkReg/count_reg[16]_i_1_n_4
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441    14.782    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[19]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.109    15.130    clkReg/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 clkReg/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563     5.084    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clkReg/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clkReg/count_reg_n_0_[1]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clkReg/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clkReg/count_reg[0]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clkReg/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clkReg/count_reg[4]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clkReg/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clkReg/count_reg[8]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clkReg/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkReg/count_reg[12]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.390 r  clkReg/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.390    clkReg/count_reg[16]_i_1_n_5
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441    14.782    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.109    15.130    clkReg/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 Univ/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Univ/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.732ns (74.765%)  route 0.585ns (25.235%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.139    Univ/CLK_DIV/CLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  Univ/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  Univ/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.585     6.242    Univ/CLK_DIV/count_reg_n_0_[1]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.899 r  Univ/CLK_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.899    Univ/CLK_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.016 r  Univ/CLK_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.016    Univ/CLK_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.133 r  Univ/CLK_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    Univ/CLK_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.456 r  Univ/CLK_DIV/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.456    Univ/CLK_DIV/count_reg[12]_i_1__0_n_6
    SLICE_X64Y28         FDRE                                         r  Univ/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.848    Univ/CLK_DIV/CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  Univ/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.196    Univ/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[18]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  clkReg/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkReg/count_reg[16]_i_1_n_5
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Univ/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Univ/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    Univ/CLK_DIV/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  Univ/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Univ/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    Univ/CLK_DIV/count_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  Univ/CLK_DIV/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.855    Univ/CLK_DIV/count_reg[4]_i_1__0_n_5
    SLICE_X64Y26         FDRE                                         r  Univ/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    Univ/CLK_DIV/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  Univ/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    Univ/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[10]
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  clkReg/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkReg/count_reg[8]_i_1_n_5
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.955    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[14]
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  clkReg/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkReg/count_reg[12]_i_1_n_5
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.955    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[14]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clkReg/count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.720    clkReg/count_reg_n_0_[22]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  clkReg/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    clkReg/count_reg[20]_i_1_n_5
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.953    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  clkReg/count_reg[22]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.134     1.575    clkReg/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.444    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clkReg/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.723    clkReg/count_reg_n_0_[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  clkReg/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    clkReg/count_reg[0]_i_1_n_5
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  clkReg/count_reg[2]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.134     1.578    clkReg/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkReg/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.443    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  clkReg/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clkReg/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.722    clkReg/count_reg_n_0_[6]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  clkReg/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clkReg/count_reg[4]_i_1_n_5
    SLICE_X42Y12         FDRE                                         r  clkReg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.956    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  clkReg/count_reg[6]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.134     1.577    clkReg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkReg/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[18]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  clkReg/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    clkReg/count_reg[16]_i_1_n_4
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.954    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  clkReg/count_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkReg/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[10]
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  clkReg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    clkReg/count_reg[8]_i_1_n_4
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.955    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  clkReg/count_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkReg/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkReg/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.442    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clkReg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.721    clkReg/count_reg_n_0_[14]
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  clkReg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    clkReg/count_reg[12]_i_1_n_4
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.955    clkReg/CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  clkReg/count_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.134     1.576    clkReg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Univ/CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   Univ/CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   Univ/CLK_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   Univ/CLK_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   Univ/CLK_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Univ/CLK_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Univ/CLK_DIV/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Univ/CLK_DIV/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   Univ/CLK_DIV/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   Univ/CLK_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   Univ/CLK_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Univ/CLK_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Univ/CLK_DIV/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Univ/CLK_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Univ/CLK_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   Univ/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   Univ/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Univ/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Univ/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Univ/CLK_DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Univ/CLK_DIV/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Univ/CLK_DIV/count_reg[7]/C



