-- VHDL for IBM SMS ALD page 17.18.02.1
-- Title: COMPARE TABLE LOOK-UP CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 8:48:42 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_18_02_1_COMPARE_TABLE_LOOK_UP_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_HIGH:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_4_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_EQUAL:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_2_BIT:	 in STD_LOGIC;
		PS_TLU_B_CYCLE:	 in STD_LOGIC;
		PS_LOW:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_1_BIT:	 in STD_LOGIC;
		PS_A_CH_WM_BIT:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		MS_EXTENSION_LATCH:	 in STD_LOGIC;
		PS_UNITS_OR_BODY_LATCHES:	 in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL:	 out STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B:	 out STD_LOGIC;
		MS_STOP_AT_F_TLU:	 out STD_LOGIC;
		MS_STOP_AT_J_TLU:	 out STD_LOGIC);
end ALD_17_18_02_1_COMPARE_TABLE_LOOK_UP_CONTROLS;

architecture behavioral of ALD_17_18_02_1_COMPARE_TABLE_LOOK_UP_CONTROLS is 

	signal OUT_1C_C: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_1D_P: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_1C_C <= NOT(OUT_3F_F AND PS_TLU_B_CYCLE );
	OUT_4D_NoPin <= NOT(PS_HIGH AND PS_OP_MOD_REG_NOT_4_BIT );
	OUT_1D_P <= NOT(PS_B_CH_NOT_WM_BIT AND PS_A_CH_WM_BIT );
	OUT_4E_NoPin <= NOT(PS_EQUAL AND PS_OP_MOD_REG_NOT_2_BIT );
	OUT_4F_NoPin <= NOT(PS_LOW AND PS_OP_MOD_REG_NOT_1_BIT );
	OUT_3F_F <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_1F_D <= NOT(OUT_3F_F AND PS_TLU_B_CYCLE );
	OUT_1G_K <= NOT(PS_B_CH_WM_BIT_1 AND PS_A_CH_WM_BIT );
	OUT_4H_C <= NOT(PS_A_CH_WM_BIT AND MS_EXTENSION_LATCH );
	OUT_1H_C <= NOT(OUT_4H_C AND PS_TLU_B_CYCLE );
	OUT_1I_C <= NOT(PS_TLU_B_CYCLE AND PS_A_CH_WM_BIT AND PS_UNITS_OR_BODY_LATCHES );
	OUT_DOT_1C <= OUT_1C_C OR OUT_1D_P;
	OUT_DOT_1F <= OUT_1F_D OR OUT_1G_K;

	MS_STOP_AT_F_TLU <= OUT_1H_C;
	MS_STOP_AT_J_TLU <= OUT_1I_C;
	MS_TLU_SET_B_CYCLE_CTRL <= OUT_DOT_1C;
	MS_TLU_SET_A_CYCLE_CTRL_B <= OUT_DOT_1F;


end;
