-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CvtColor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of CvtColor is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv20_80000 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv37_40000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv37_5A00000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000101101000000000000000000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_1_i_reg_1061 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal tmp_1_i_reg_1061_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal j_i_reg_292 : STD_LOGIC_VECTOR (30 downto 0);
    signal cols_reg_1042 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal rows_reg_1047 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_334_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_1056 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_i_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_1_i_reg_1061_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1061_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_349_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_19_reg_1070 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_1078 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_1088 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_tmp_2_load_2_i_fu_361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_tmp_2_load_2_i_reg_1099 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_384_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter28_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1105_pp0_iter29_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_load_2_min_1_1_fu_418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_load_2_min_1_1_reg_1114 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_i_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_1120_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1126_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_V_fu_482_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter20_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter21_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter22_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter23_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter24_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter25_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1131_pp0_iter26_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal diff_fu_490_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1137_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_reg_1142_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_1151_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_516_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1026_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal t_V_reg_1170 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal tmp_reg_1175 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_f_i_reg_1180 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_fu_1036_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_reg_1185 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_26_i_fu_640_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_26_i_reg_1191 : STD_LOGIC_VECTOR (35 downto 0);
    signal signbit_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_716_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_reg_1203 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_1215 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_fu_784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_reg_1226 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_822_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_reg_1232 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i_i_i73_i_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i73_i_reg_1238 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal i_i_reg_281 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal i_cast_i_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast_i_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_i_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_1_i_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal G_1_fu_373_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_2_i_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_i_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_tmp_2_load_i_fu_395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_1_i_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal G_2_fu_406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_2_i_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_fu_430_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_i_fu_433_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_i_fu_447_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_i_fu_436_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_i_fu_456_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_450_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp_fu_462_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_502_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_cast1_fu_526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_541_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl_i_fu_553_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl4_i_fu_564_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_i_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl4_cast_i_fu_571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_i_fu_575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_neg_i_fu_612_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_neg_i_fu_612_p2 : signal is "no";
    signal p_lshr_i_fu_617_p4 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_8_fu_627_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_t_i_fu_631_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_9_fu_637_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_1_fu_647_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_fu_650_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_3_fu_656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_cast_cast_fu_664_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_2_fu_672_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_10_fu_696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_686_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_i_i_fu_704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i_i_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_i_i_i_fu_742_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_i_fu_767_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl5_cast_i_fu_774_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal OP2_V_3_cast83_i_fu_764_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_4_fu_778_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_14_fu_802_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_792_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_i_i_i_fu_810_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_814_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_848_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal carry_1_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i_i_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_i_i_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_i_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i_i_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_s_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_3_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_i_fu_944_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_i_fu_951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_i_i_i_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_not_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i76_i_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_1_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i7_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i79_i_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i80_i_fu_1003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i81_i_fu_1010_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1026_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1026_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_3_fu_1036_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_fu_1036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_502_ce : STD_LOGIC;
    signal grp_fu_516_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1026_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1026_p20 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_502_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_516_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_fu_1036_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_3_fu_1036_p10 : STD_LOGIC_VECTOR (27 downto 0);

    component rgb2hsv_udiv_20s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component rgb2hsv_mac_muladcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component rgb2hsv_mul_mul_2dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    rgb2hsv_udiv_20s_bkb_U21 : component rgb2hsv_udiv_20s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_502_p1,
        ce => grp_fu_502_ce,
        dout => grp_fu_502_p2);

    rgb2hsv_udiv_20s_bkb_U22 : component rgb2hsv_udiv_20s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_516_p1,
        ce => grp_fu_516_ce,
        dout => grp_fu_516_p2);

    rgb2hsv_mac_muladcud_U23 : component rgb2hsv_mac_muladcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 16,
        din2_WIDTH => 27,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_1026_p0,
        din1 => r_V_i_fu_575_p2,
        din2 => grp_fu_1026_p2,
        dout => grp_fu_1026_p3);

    rgb2hsv_mul_mul_2dEe_U24 : component rgb2hsv_mul_mul_2dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_3_fu_1036_p0,
        din1 => r_V_3_fu_1036_p1,
        dout => r_V_3_fu_1036_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_329_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                elsif (((tmp_i_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_1_i_reg_1061_pp0_iter25_reg = ap_const_lv1_1) and (tmp_8_i_reg_1142_pp0_iter25_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303 <= grp_fu_502_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_1_i_reg_1061_pp0_iter26_reg = ap_const_lv1_1) and (tmp_6_i_reg_1151_pp0_iter26_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314 <= grp_fu_516_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_8_i_fu_494_p2 = ap_const_lv1_1) and (tmp_1_i_reg_1061_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_6_i_fu_508_p2 = ap_const_lv1_1) and (tmp_1_i_reg_1061_pp0_iter3_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314;
                end if;
            end if; 
        end if;
    end process;

    i_i_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                i_i_reg_281 <= i_reg_1056;
            elsif ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_i_reg_281 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j_i_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_fu_344_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_i_reg_292 <= j_fu_349_p2;
            elsif (((tmp_i_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_i_reg_292 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                R_tmp_2_load_2_i_reg_1099 <= R_tmp_2_load_2_i_fu_361_p3;
                tmp_19_reg_1070 <= p_src_data_stream_0_V_dout;
                tmp_20_reg_1078 <= p_src_data_stream_1_V_dout;
                tmp_21_reg_1088 <= p_src_data_stream_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter28_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range1_all_ones_reg_1215 <= Range1_all_ones_fu_752_p2;
                Range1_all_zeros_reg_1221 <= Range1_all_zeros_fu_758_p2;
                carry_reg_1209 <= carry_fu_736_p2;
                p_38_i_i_i73_i_reg_1238 <= p_38_i_i_i73_i_fu_878_p2;
                p_39_demorgan_i_i_i_reg_1244 <= p_39_demorgan_i_i_i_fu_884_p2;
                p_Val2_4_reg_1203 <= p_Val2_4_fu_716_p2;
                p_Val2_8_reg_1232 <= p_Val2_8_fu_822_p2;
                signbit_1_reg_1226 <= r_V_4_fu_778_p2(36 downto 36);
                signbit_reg_1196 <= p_Val2_2_fu_672_p2(36 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303;
                ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_1042 <= p_src_cols_V_dout;
                rows_reg_1047 <= p_src_rows_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                diff_reg_1137 <= diff_fu_490_p2;
                tmp_8_i_reg_1142 <= tmp_8_i_fu_494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                diff_reg_1137_pp0_iter10_reg <= diff_reg_1137_pp0_iter9_reg;
                diff_reg_1137_pp0_iter11_reg <= diff_reg_1137_pp0_iter10_reg;
                diff_reg_1137_pp0_iter12_reg <= diff_reg_1137_pp0_iter11_reg;
                diff_reg_1137_pp0_iter13_reg <= diff_reg_1137_pp0_iter12_reg;
                diff_reg_1137_pp0_iter14_reg <= diff_reg_1137_pp0_iter13_reg;
                diff_reg_1137_pp0_iter15_reg <= diff_reg_1137_pp0_iter14_reg;
                diff_reg_1137_pp0_iter16_reg <= diff_reg_1137_pp0_iter15_reg;
                diff_reg_1137_pp0_iter17_reg <= diff_reg_1137_pp0_iter16_reg;
                diff_reg_1137_pp0_iter18_reg <= diff_reg_1137_pp0_iter17_reg;
                diff_reg_1137_pp0_iter19_reg <= diff_reg_1137_pp0_iter18_reg;
                diff_reg_1137_pp0_iter20_reg <= diff_reg_1137_pp0_iter19_reg;
                diff_reg_1137_pp0_iter21_reg <= diff_reg_1137_pp0_iter20_reg;
                diff_reg_1137_pp0_iter22_reg <= diff_reg_1137_pp0_iter21_reg;
                diff_reg_1137_pp0_iter23_reg <= diff_reg_1137_pp0_iter22_reg;
                diff_reg_1137_pp0_iter24_reg <= diff_reg_1137_pp0_iter23_reg;
                diff_reg_1137_pp0_iter25_reg <= diff_reg_1137_pp0_iter24_reg;
                diff_reg_1137_pp0_iter26_reg <= diff_reg_1137_pp0_iter25_reg;
                diff_reg_1137_pp0_iter27_reg <= diff_reg_1137_pp0_iter26_reg;
                diff_reg_1137_pp0_iter4_reg <= diff_reg_1137;
                diff_reg_1137_pp0_iter5_reg <= diff_reg_1137_pp0_iter4_reg;
                diff_reg_1137_pp0_iter6_reg <= diff_reg_1137_pp0_iter5_reg;
                diff_reg_1137_pp0_iter7_reg <= diff_reg_1137_pp0_iter6_reg;
                diff_reg_1137_pp0_iter8_reg <= diff_reg_1137_pp0_iter7_reg;
                diff_reg_1137_pp0_iter9_reg <= diff_reg_1137_pp0_iter8_reg;
                sub_V_reg_1131_pp0_iter10_reg <= sub_V_reg_1131_pp0_iter9_reg;
                sub_V_reg_1131_pp0_iter11_reg <= sub_V_reg_1131_pp0_iter10_reg;
                sub_V_reg_1131_pp0_iter12_reg <= sub_V_reg_1131_pp0_iter11_reg;
                sub_V_reg_1131_pp0_iter13_reg <= sub_V_reg_1131_pp0_iter12_reg;
                sub_V_reg_1131_pp0_iter14_reg <= sub_V_reg_1131_pp0_iter13_reg;
                sub_V_reg_1131_pp0_iter15_reg <= sub_V_reg_1131_pp0_iter14_reg;
                sub_V_reg_1131_pp0_iter16_reg <= sub_V_reg_1131_pp0_iter15_reg;
                sub_V_reg_1131_pp0_iter17_reg <= sub_V_reg_1131_pp0_iter16_reg;
                sub_V_reg_1131_pp0_iter18_reg <= sub_V_reg_1131_pp0_iter17_reg;
                sub_V_reg_1131_pp0_iter19_reg <= sub_V_reg_1131_pp0_iter18_reg;
                sub_V_reg_1131_pp0_iter20_reg <= sub_V_reg_1131_pp0_iter19_reg;
                sub_V_reg_1131_pp0_iter21_reg <= sub_V_reg_1131_pp0_iter20_reg;
                sub_V_reg_1131_pp0_iter22_reg <= sub_V_reg_1131_pp0_iter21_reg;
                sub_V_reg_1131_pp0_iter23_reg <= sub_V_reg_1131_pp0_iter22_reg;
                sub_V_reg_1131_pp0_iter24_reg <= sub_V_reg_1131_pp0_iter23_reg;
                sub_V_reg_1131_pp0_iter25_reg <= sub_V_reg_1131_pp0_iter24_reg;
                sub_V_reg_1131_pp0_iter26_reg <= sub_V_reg_1131_pp0_iter25_reg;
                sub_V_reg_1131_pp0_iter3_reg <= sub_V_reg_1131;
                sub_V_reg_1131_pp0_iter4_reg <= sub_V_reg_1131_pp0_iter3_reg;
                sub_V_reg_1131_pp0_iter5_reg <= sub_V_reg_1131_pp0_iter4_reg;
                sub_V_reg_1131_pp0_iter6_reg <= sub_V_reg_1131_pp0_iter5_reg;
                sub_V_reg_1131_pp0_iter7_reg <= sub_V_reg_1131_pp0_iter6_reg;
                sub_V_reg_1131_pp0_iter8_reg <= sub_V_reg_1131_pp0_iter7_reg;
                sub_V_reg_1131_pp0_iter9_reg <= sub_V_reg_1131_pp0_iter8_reg;
                tmp_10_i_reg_1120_pp0_iter10_reg <= tmp_10_i_reg_1120_pp0_iter9_reg;
                tmp_10_i_reg_1120_pp0_iter11_reg <= tmp_10_i_reg_1120_pp0_iter10_reg;
                tmp_10_i_reg_1120_pp0_iter12_reg <= tmp_10_i_reg_1120_pp0_iter11_reg;
                tmp_10_i_reg_1120_pp0_iter13_reg <= tmp_10_i_reg_1120_pp0_iter12_reg;
                tmp_10_i_reg_1120_pp0_iter14_reg <= tmp_10_i_reg_1120_pp0_iter13_reg;
                tmp_10_i_reg_1120_pp0_iter15_reg <= tmp_10_i_reg_1120_pp0_iter14_reg;
                tmp_10_i_reg_1120_pp0_iter16_reg <= tmp_10_i_reg_1120_pp0_iter15_reg;
                tmp_10_i_reg_1120_pp0_iter17_reg <= tmp_10_i_reg_1120_pp0_iter16_reg;
                tmp_10_i_reg_1120_pp0_iter18_reg <= tmp_10_i_reg_1120_pp0_iter17_reg;
                tmp_10_i_reg_1120_pp0_iter19_reg <= tmp_10_i_reg_1120_pp0_iter18_reg;
                tmp_10_i_reg_1120_pp0_iter20_reg <= tmp_10_i_reg_1120_pp0_iter19_reg;
                tmp_10_i_reg_1120_pp0_iter21_reg <= tmp_10_i_reg_1120_pp0_iter20_reg;
                tmp_10_i_reg_1120_pp0_iter22_reg <= tmp_10_i_reg_1120_pp0_iter21_reg;
                tmp_10_i_reg_1120_pp0_iter23_reg <= tmp_10_i_reg_1120_pp0_iter22_reg;
                tmp_10_i_reg_1120_pp0_iter24_reg <= tmp_10_i_reg_1120_pp0_iter23_reg;
                tmp_10_i_reg_1120_pp0_iter25_reg <= tmp_10_i_reg_1120_pp0_iter24_reg;
                tmp_10_i_reg_1120_pp0_iter26_reg <= tmp_10_i_reg_1120_pp0_iter25_reg;
                tmp_10_i_reg_1120_pp0_iter3_reg <= tmp_10_i_reg_1120;
                tmp_10_i_reg_1120_pp0_iter4_reg <= tmp_10_i_reg_1120_pp0_iter3_reg;
                tmp_10_i_reg_1120_pp0_iter5_reg <= tmp_10_i_reg_1120_pp0_iter4_reg;
                tmp_10_i_reg_1120_pp0_iter6_reg <= tmp_10_i_reg_1120_pp0_iter5_reg;
                tmp_10_i_reg_1120_pp0_iter7_reg <= tmp_10_i_reg_1120_pp0_iter6_reg;
                tmp_10_i_reg_1120_pp0_iter8_reg <= tmp_10_i_reg_1120_pp0_iter7_reg;
                tmp_10_i_reg_1120_pp0_iter9_reg <= tmp_10_i_reg_1120_pp0_iter8_reg;
                tmp_14_i_reg_1126_pp0_iter10_reg <= tmp_14_i_reg_1126_pp0_iter9_reg;
                tmp_14_i_reg_1126_pp0_iter11_reg <= tmp_14_i_reg_1126_pp0_iter10_reg;
                tmp_14_i_reg_1126_pp0_iter12_reg <= tmp_14_i_reg_1126_pp0_iter11_reg;
                tmp_14_i_reg_1126_pp0_iter13_reg <= tmp_14_i_reg_1126_pp0_iter12_reg;
                tmp_14_i_reg_1126_pp0_iter14_reg <= tmp_14_i_reg_1126_pp0_iter13_reg;
                tmp_14_i_reg_1126_pp0_iter15_reg <= tmp_14_i_reg_1126_pp0_iter14_reg;
                tmp_14_i_reg_1126_pp0_iter16_reg <= tmp_14_i_reg_1126_pp0_iter15_reg;
                tmp_14_i_reg_1126_pp0_iter17_reg <= tmp_14_i_reg_1126_pp0_iter16_reg;
                tmp_14_i_reg_1126_pp0_iter18_reg <= tmp_14_i_reg_1126_pp0_iter17_reg;
                tmp_14_i_reg_1126_pp0_iter19_reg <= tmp_14_i_reg_1126_pp0_iter18_reg;
                tmp_14_i_reg_1126_pp0_iter20_reg <= tmp_14_i_reg_1126_pp0_iter19_reg;
                tmp_14_i_reg_1126_pp0_iter21_reg <= tmp_14_i_reg_1126_pp0_iter20_reg;
                tmp_14_i_reg_1126_pp0_iter22_reg <= tmp_14_i_reg_1126_pp0_iter21_reg;
                tmp_14_i_reg_1126_pp0_iter23_reg <= tmp_14_i_reg_1126_pp0_iter22_reg;
                tmp_14_i_reg_1126_pp0_iter24_reg <= tmp_14_i_reg_1126_pp0_iter23_reg;
                tmp_14_i_reg_1126_pp0_iter25_reg <= tmp_14_i_reg_1126_pp0_iter24_reg;
                tmp_14_i_reg_1126_pp0_iter26_reg <= tmp_14_i_reg_1126_pp0_iter25_reg;
                tmp_14_i_reg_1126_pp0_iter3_reg <= tmp_14_i_reg_1126;
                tmp_14_i_reg_1126_pp0_iter4_reg <= tmp_14_i_reg_1126_pp0_iter3_reg;
                tmp_14_i_reg_1126_pp0_iter5_reg <= tmp_14_i_reg_1126_pp0_iter4_reg;
                tmp_14_i_reg_1126_pp0_iter6_reg <= tmp_14_i_reg_1126_pp0_iter5_reg;
                tmp_14_i_reg_1126_pp0_iter7_reg <= tmp_14_i_reg_1126_pp0_iter6_reg;
                tmp_14_i_reg_1126_pp0_iter8_reg <= tmp_14_i_reg_1126_pp0_iter7_reg;
                tmp_14_i_reg_1126_pp0_iter9_reg <= tmp_14_i_reg_1126_pp0_iter8_reg;
                tmp_1_i_reg_1061_pp0_iter10_reg <= tmp_1_i_reg_1061_pp0_iter9_reg;
                tmp_1_i_reg_1061_pp0_iter11_reg <= tmp_1_i_reg_1061_pp0_iter10_reg;
                tmp_1_i_reg_1061_pp0_iter12_reg <= tmp_1_i_reg_1061_pp0_iter11_reg;
                tmp_1_i_reg_1061_pp0_iter13_reg <= tmp_1_i_reg_1061_pp0_iter12_reg;
                tmp_1_i_reg_1061_pp0_iter14_reg <= tmp_1_i_reg_1061_pp0_iter13_reg;
                tmp_1_i_reg_1061_pp0_iter15_reg <= tmp_1_i_reg_1061_pp0_iter14_reg;
                tmp_1_i_reg_1061_pp0_iter16_reg <= tmp_1_i_reg_1061_pp0_iter15_reg;
                tmp_1_i_reg_1061_pp0_iter17_reg <= tmp_1_i_reg_1061_pp0_iter16_reg;
                tmp_1_i_reg_1061_pp0_iter18_reg <= tmp_1_i_reg_1061_pp0_iter17_reg;
                tmp_1_i_reg_1061_pp0_iter19_reg <= tmp_1_i_reg_1061_pp0_iter18_reg;
                tmp_1_i_reg_1061_pp0_iter20_reg <= tmp_1_i_reg_1061_pp0_iter19_reg;
                tmp_1_i_reg_1061_pp0_iter21_reg <= tmp_1_i_reg_1061_pp0_iter20_reg;
                tmp_1_i_reg_1061_pp0_iter22_reg <= tmp_1_i_reg_1061_pp0_iter21_reg;
                tmp_1_i_reg_1061_pp0_iter23_reg <= tmp_1_i_reg_1061_pp0_iter22_reg;
                tmp_1_i_reg_1061_pp0_iter24_reg <= tmp_1_i_reg_1061_pp0_iter23_reg;
                tmp_1_i_reg_1061_pp0_iter25_reg <= tmp_1_i_reg_1061_pp0_iter24_reg;
                tmp_1_i_reg_1061_pp0_iter26_reg <= tmp_1_i_reg_1061_pp0_iter25_reg;
                tmp_1_i_reg_1061_pp0_iter27_reg <= tmp_1_i_reg_1061_pp0_iter26_reg;
                tmp_1_i_reg_1061_pp0_iter28_reg <= tmp_1_i_reg_1061_pp0_iter27_reg;
                tmp_1_i_reg_1061_pp0_iter29_reg <= tmp_1_i_reg_1061_pp0_iter28_reg;
                tmp_1_i_reg_1061_pp0_iter2_reg <= tmp_1_i_reg_1061_pp0_iter1_reg;
                tmp_1_i_reg_1061_pp0_iter3_reg <= tmp_1_i_reg_1061_pp0_iter2_reg;
                tmp_1_i_reg_1061_pp0_iter4_reg <= tmp_1_i_reg_1061_pp0_iter3_reg;
                tmp_1_i_reg_1061_pp0_iter5_reg <= tmp_1_i_reg_1061_pp0_iter4_reg;
                tmp_1_i_reg_1061_pp0_iter6_reg <= tmp_1_i_reg_1061_pp0_iter5_reg;
                tmp_1_i_reg_1061_pp0_iter7_reg <= tmp_1_i_reg_1061_pp0_iter6_reg;
                tmp_1_i_reg_1061_pp0_iter8_reg <= tmp_1_i_reg_1061_pp0_iter7_reg;
                tmp_1_i_reg_1061_pp0_iter9_reg <= tmp_1_i_reg_1061_pp0_iter8_reg;
                tmp_6_i_reg_1151_pp0_iter10_reg <= tmp_6_i_reg_1151_pp0_iter9_reg;
                tmp_6_i_reg_1151_pp0_iter11_reg <= tmp_6_i_reg_1151_pp0_iter10_reg;
                tmp_6_i_reg_1151_pp0_iter12_reg <= tmp_6_i_reg_1151_pp0_iter11_reg;
                tmp_6_i_reg_1151_pp0_iter13_reg <= tmp_6_i_reg_1151_pp0_iter12_reg;
                tmp_6_i_reg_1151_pp0_iter14_reg <= tmp_6_i_reg_1151_pp0_iter13_reg;
                tmp_6_i_reg_1151_pp0_iter15_reg <= tmp_6_i_reg_1151_pp0_iter14_reg;
                tmp_6_i_reg_1151_pp0_iter16_reg <= tmp_6_i_reg_1151_pp0_iter15_reg;
                tmp_6_i_reg_1151_pp0_iter17_reg <= tmp_6_i_reg_1151_pp0_iter16_reg;
                tmp_6_i_reg_1151_pp0_iter18_reg <= tmp_6_i_reg_1151_pp0_iter17_reg;
                tmp_6_i_reg_1151_pp0_iter19_reg <= tmp_6_i_reg_1151_pp0_iter18_reg;
                tmp_6_i_reg_1151_pp0_iter20_reg <= tmp_6_i_reg_1151_pp0_iter19_reg;
                tmp_6_i_reg_1151_pp0_iter21_reg <= tmp_6_i_reg_1151_pp0_iter20_reg;
                tmp_6_i_reg_1151_pp0_iter22_reg <= tmp_6_i_reg_1151_pp0_iter21_reg;
                tmp_6_i_reg_1151_pp0_iter23_reg <= tmp_6_i_reg_1151_pp0_iter22_reg;
                tmp_6_i_reg_1151_pp0_iter24_reg <= tmp_6_i_reg_1151_pp0_iter23_reg;
                tmp_6_i_reg_1151_pp0_iter25_reg <= tmp_6_i_reg_1151_pp0_iter24_reg;
                tmp_6_i_reg_1151_pp0_iter26_reg <= tmp_6_i_reg_1151_pp0_iter25_reg;
                tmp_6_i_reg_1151_pp0_iter5_reg <= tmp_6_i_reg_1151;
                tmp_6_i_reg_1151_pp0_iter6_reg <= tmp_6_i_reg_1151_pp0_iter5_reg;
                tmp_6_i_reg_1151_pp0_iter7_reg <= tmp_6_i_reg_1151_pp0_iter6_reg;
                tmp_6_i_reg_1151_pp0_iter8_reg <= tmp_6_i_reg_1151_pp0_iter7_reg;
                tmp_6_i_reg_1151_pp0_iter9_reg <= tmp_6_i_reg_1151_pp0_iter8_reg;
                tmp_6_reg_1105_pp0_iter10_reg <= tmp_6_reg_1105_pp0_iter9_reg;
                tmp_6_reg_1105_pp0_iter11_reg <= tmp_6_reg_1105_pp0_iter10_reg;
                tmp_6_reg_1105_pp0_iter12_reg <= tmp_6_reg_1105_pp0_iter11_reg;
                tmp_6_reg_1105_pp0_iter13_reg <= tmp_6_reg_1105_pp0_iter12_reg;
                tmp_6_reg_1105_pp0_iter14_reg <= tmp_6_reg_1105_pp0_iter13_reg;
                tmp_6_reg_1105_pp0_iter15_reg <= tmp_6_reg_1105_pp0_iter14_reg;
                tmp_6_reg_1105_pp0_iter16_reg <= tmp_6_reg_1105_pp0_iter15_reg;
                tmp_6_reg_1105_pp0_iter17_reg <= tmp_6_reg_1105_pp0_iter16_reg;
                tmp_6_reg_1105_pp0_iter18_reg <= tmp_6_reg_1105_pp0_iter17_reg;
                tmp_6_reg_1105_pp0_iter19_reg <= tmp_6_reg_1105_pp0_iter18_reg;
                tmp_6_reg_1105_pp0_iter20_reg <= tmp_6_reg_1105_pp0_iter19_reg;
                tmp_6_reg_1105_pp0_iter21_reg <= tmp_6_reg_1105_pp0_iter20_reg;
                tmp_6_reg_1105_pp0_iter22_reg <= tmp_6_reg_1105_pp0_iter21_reg;
                tmp_6_reg_1105_pp0_iter23_reg <= tmp_6_reg_1105_pp0_iter22_reg;
                tmp_6_reg_1105_pp0_iter24_reg <= tmp_6_reg_1105_pp0_iter23_reg;
                tmp_6_reg_1105_pp0_iter25_reg <= tmp_6_reg_1105_pp0_iter24_reg;
                tmp_6_reg_1105_pp0_iter26_reg <= tmp_6_reg_1105_pp0_iter25_reg;
                tmp_6_reg_1105_pp0_iter27_reg <= tmp_6_reg_1105_pp0_iter26_reg;
                tmp_6_reg_1105_pp0_iter28_reg <= tmp_6_reg_1105_pp0_iter27_reg;
                tmp_6_reg_1105_pp0_iter29_reg <= tmp_6_reg_1105_pp0_iter28_reg;
                tmp_6_reg_1105_pp0_iter3_reg <= tmp_6_reg_1105;
                tmp_6_reg_1105_pp0_iter4_reg <= tmp_6_reg_1105_pp0_iter3_reg;
                tmp_6_reg_1105_pp0_iter5_reg <= tmp_6_reg_1105_pp0_iter4_reg;
                tmp_6_reg_1105_pp0_iter6_reg <= tmp_6_reg_1105_pp0_iter5_reg;
                tmp_6_reg_1105_pp0_iter7_reg <= tmp_6_reg_1105_pp0_iter6_reg;
                tmp_6_reg_1105_pp0_iter8_reg <= tmp_6_reg_1105_pp0_iter7_reg;
                tmp_6_reg_1105_pp0_iter9_reg <= tmp_6_reg_1105_pp0_iter8_reg;
                tmp_8_i_reg_1142_pp0_iter10_reg <= tmp_8_i_reg_1142_pp0_iter9_reg;
                tmp_8_i_reg_1142_pp0_iter11_reg <= tmp_8_i_reg_1142_pp0_iter10_reg;
                tmp_8_i_reg_1142_pp0_iter12_reg <= tmp_8_i_reg_1142_pp0_iter11_reg;
                tmp_8_i_reg_1142_pp0_iter13_reg <= tmp_8_i_reg_1142_pp0_iter12_reg;
                tmp_8_i_reg_1142_pp0_iter14_reg <= tmp_8_i_reg_1142_pp0_iter13_reg;
                tmp_8_i_reg_1142_pp0_iter15_reg <= tmp_8_i_reg_1142_pp0_iter14_reg;
                tmp_8_i_reg_1142_pp0_iter16_reg <= tmp_8_i_reg_1142_pp0_iter15_reg;
                tmp_8_i_reg_1142_pp0_iter17_reg <= tmp_8_i_reg_1142_pp0_iter16_reg;
                tmp_8_i_reg_1142_pp0_iter18_reg <= tmp_8_i_reg_1142_pp0_iter17_reg;
                tmp_8_i_reg_1142_pp0_iter19_reg <= tmp_8_i_reg_1142_pp0_iter18_reg;
                tmp_8_i_reg_1142_pp0_iter20_reg <= tmp_8_i_reg_1142_pp0_iter19_reg;
                tmp_8_i_reg_1142_pp0_iter21_reg <= tmp_8_i_reg_1142_pp0_iter20_reg;
                tmp_8_i_reg_1142_pp0_iter22_reg <= tmp_8_i_reg_1142_pp0_iter21_reg;
                tmp_8_i_reg_1142_pp0_iter23_reg <= tmp_8_i_reg_1142_pp0_iter22_reg;
                tmp_8_i_reg_1142_pp0_iter24_reg <= tmp_8_i_reg_1142_pp0_iter23_reg;
                tmp_8_i_reg_1142_pp0_iter25_reg <= tmp_8_i_reg_1142_pp0_iter24_reg;
                tmp_8_i_reg_1142_pp0_iter4_reg <= tmp_8_i_reg_1142;
                tmp_8_i_reg_1142_pp0_iter5_reg <= tmp_8_i_reg_1142_pp0_iter4_reg;
                tmp_8_i_reg_1142_pp0_iter6_reg <= tmp_8_i_reg_1142_pp0_iter5_reg;
                tmp_8_i_reg_1142_pp0_iter7_reg <= tmp_8_i_reg_1142_pp0_iter6_reg;
                tmp_8_i_reg_1142_pp0_iter8_reg <= tmp_8_i_reg_1142_pp0_iter7_reg;
                tmp_8_i_reg_1142_pp0_iter9_reg <= tmp_8_i_reg_1142_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_1056 <= i_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter26_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_lshr_f_i_reg_1180 <= grp_fu_1026_p3(35 downto 1);
                tmp_reg_1175 <= grp_fu_1026_p3(35 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter27_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_3_reg_1185 <= r_V_3_fu_1036_p2;
                tmp_26_i_reg_1191 <= tmp_26_i_fu_640_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sub_V_reg_1131 <= sub_V_fu_482_p3;
                tmp_10_i_reg_1120 <= tmp_10_i_fu_425_p2;
                tmp_14_i_reg_1126 <= tmp_14_i_fu_442_p2;
                tmp_2_load_2_min_1_1_reg_1114 <= tmp_2_load_2_min_1_1_fu_418_p3;
                tmp_6_reg_1105 <= tmp_6_fu_384_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter26_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_reg_1170 <= grp_fu_1026_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_i_reg_1061 <= tmp_1_i_fu_344_p2;
                tmp_1_i_reg_1061_pp0_iter1_reg <= tmp_1_i_reg_1061;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_i_reg_1061_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_i_reg_1151 <= tmp_6_i_fu_508_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter30, tmp_i_fu_329_p2, ap_CS_fsm_state2, tmp_1_i_fu_344_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter29)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_329_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_1_i_fu_344_p2 = ap_const_lv1_0))) and not(((ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_1_i_fu_344_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    G_1_fu_373_p3 <= 
        tmp_20_reg_1078 when (tmp_22_1_i_fu_369_p2(0) = '1') else 
        R_tmp_2_load_2_i_reg_1099;
    G_2_fu_406_p3 <= 
        tmp_20_reg_1078 when (tmp_25_1_i_fu_401_p2(0) = '1') else 
        R_tmp_2_load_i_fu_395_p3;
    OP2_V_3_cast83_i_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_reg_1185),37));
    R_tmp_2_load_2_i_fu_361_p3 <= 
        p_src_data_stream_0_V_dout when (tmp_22_i_fu_355_p2(0) = '1') else 
        p_src_data_stream_2_V_dout;
    R_tmp_2_load_i_fu_395_p3 <= 
        tmp_19_reg_1070 when (tmp_25_i_fu_391_p2(0) = '1') else 
        tmp_21_reg_1088;
    Range1_all_ones_1_fu_858_p2 <= "1" when (tmp_7_fu_848_p4 = ap_const_lv10_3FF) else "0";
    Range1_all_ones_fu_752_p2 <= "1" when (p_Result_1_i_i_i_fu_742_p4 = ap_const_lv10_3FF) else "0";
    Range1_all_zeros_1_fu_864_p2 <= "1" when (tmp_7_fu_848_p4 = ap_const_lv10_0) else "0";
    Range1_all_zeros_fu_758_p2 <= "1" when (p_Result_1_i_i_i_fu_742_p4 = ap_const_lv10_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state34 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state33_pp0_stage0_iter30_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
                ap_block_state33_pp0_stage0_iter30 <= (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, tmp_1_i_reg_1061)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_1_i_reg_1061 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(tmp_1_i_fu_344_p2)
    begin
        if ((tmp_1_i_fu_344_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_329_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_329_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29)
    begin
        if (((ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314 <= "XXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(tmp_i_fu_329_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_329_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i79_i_fu_997_p2 <= (p_39_demorgan_i_not_i_1_fu_992_p2 or neg_src_not_i_i76_i_fu_982_p2);
    brmerge_i_i_i_fu_938_p2 <= (p_39_demorgan_i_not_i_fu_932_p2 or neg_src_not_i_i_i_fu_920_p2);
    brmerge_i_i_not_i_i7_fu_987_p2 <= (p_39_demorgan_i_i_i_reg_1244 and neg_src_not_i_i76_i_fu_982_p2);
    brmerge_i_i_not_i_i_s_fu_926_p2 <= (p_39_demorgan_i_i_i_i_fu_910_p2 and neg_src_not_i_i_i_fu_920_p2);
    carry_1_fu_842_p2 <= (tmp_1_i_i_i_fu_836_p2 and tmp_15_fu_814_p3);
    carry_fu_736_p2 <= (tmp_7_i_i_i_fu_730_p2 and tmp_11_fu_708_p3);
    deleted_zeros_1_fu_870_p3 <= 
        Range1_all_ones_1_fu_858_p2 when (carry_1_fu_842_p2(0) = '1') else 
        Range1_all_zeros_1_fu_864_p2;
    deleted_zeros_fu_890_p3 <= 
        Range1_all_ones_reg_1215 when (carry_reg_1209(0) = '1') else 
        Range1_all_zeros_reg_1221;
    diff_fu_490_p2 <= std_logic_vector(unsigned(tmp_6_reg_1105) - unsigned(tmp_2_load_2_min_1_1_reg_1114));
    grp_fu_1026_p0 <= grp_fu_1026_p00(20 - 1 downto 0);
    grp_fu_1026_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303),36));
    grp_fu_1026_p2 <= grp_fu_1026_p20(27 - 1 downto 0);
    grp_fu_1026_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_fu_541_p3),36));

    grp_fu_502_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_502_ce <= ap_const_logic_1;
        else 
            grp_fu_502_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_502_p1 <= grp_fu_502_p10(8 - 1 downto 0);
    grp_fu_502_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_fu_490_p2),20));

    grp_fu_516_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_516_ce <= ap_const_logic_1;
        else 
            grp_fu_516_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_516_p1 <= grp_fu_516_p10(8 - 1 downto 0);
    grp_fu_516_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_1105_pp0_iter3_reg),20));
    i_cast_i_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_reg_281),32));
    i_fu_334_p2 <= std_logic_vector(unsigned(i_i_reg_281) + unsigned(ap_const_lv31_1));
    j_cast_i_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_reg_292),32));
    j_fu_349_p2 <= std_logic_vector(unsigned(j_i_reg_292) + unsigned(ap_const_lv31_1));
    neg_src_3_fu_905_p2 <= (tmp_8_i_i_i_fu_899_p2 and signbit_reg_1196);
    neg_src_fu_972_p2 <= (tmp_2_i_i_i_fu_967_p2 and signbit_1_reg_1226);
    neg_src_not_i_i76_i_fu_982_p2 <= (signbit_1_not_fu_977_p2 or p_38_i_i_i73_i_reg_1238);
    neg_src_not_i_i_i_fu_920_p2 <= (signbit_not_fu_915_p2 or p_38_i_i_i_i_fu_895_p2);
    p_38_i_i_i73_i_fu_878_p2 <= (carry_1_fu_842_p2 and Range1_all_ones_1_fu_858_p2);
    p_38_i_i_i_i_fu_895_p2 <= (carry_reg_1209 and Range1_all_ones_reg_1215);
    p_39_demorgan_i_i_i_fu_884_p2 <= (signbit_1_fu_784_p3 or deleted_zeros_1_fu_870_p3);
    p_39_demorgan_i_i_i_i_fu_910_p2 <= (signbit_reg_1196 or deleted_zeros_fu_890_p3);
    p_39_demorgan_i_not_i_1_fu_992_p2 <= (p_39_demorgan_i_i_i_reg_1244 xor ap_const_lv1_1);
    p_39_demorgan_i_not_i_fu_932_p2 <= (p_39_demorgan_i_i_i_i_fu_910_p2 xor ap_const_lv1_1);
    p_Result_1_i_i_i_fu_742_p4 <= p_Val2_2_fu_672_p2(36 downto 27);
        p_Val2_1_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_i_reg_1191),37));

    p_Val2_2_fu_672_p2 <= std_logic_vector(unsigned(tmp_2_cast_cast_fu_664_p3) + unsigned(p_Val2_1_fu_647_p1));
    p_Val2_3_fu_686_p4 <= p_Val2_2_fu_672_p2(26 downto 19);
    p_Val2_4_fu_716_p2 <= std_logic_vector(unsigned(p_Val2_3_fu_686_p4) + unsigned(tmp_3_i_i_i_fu_704_p1));
    p_Val2_7_fu_792_p4 <= r_V_4_fu_778_p2(26 downto 19);
    p_Val2_8_fu_822_p2 <= std_logic_vector(unsigned(p_Val2_7_fu_792_p4) + unsigned(tmp_6_i_i_i_fu_810_p1));
    p_Val2_s_fu_541_p3 <= (tmp_5_fu_533_p3 & ap_const_lv19_0);

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_i_fu_944_p3 when (brmerge_i_i_i_fu_938_p2(0) = '1') else 
        p_i_i_i_fu_951_p3;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i80_i_fu_1003_p3 when (brmerge_i_i79_i_fu_997_p2(0) = '1') else 
        p_i_i81_i_fu_1010_p3;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= tmp_6_reg_1105_pp0_iter29_reg;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter30, tmp_1_i_reg_1061_pp0_iter29_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061_pp0_iter29_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i81_i_fu_1010_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_972_p2(0) = '1') else 
        p_Val2_8_reg_1232;
    p_i_i_i_fu_951_p3 <= 
        ap_const_lv8_0 when (neg_src_3_fu_905_p2(0) = '1') else 
        p_Val2_4_reg_1203;
    p_lshr_i_fu_617_p4 <= p_neg_i_fu_612_p2(35 downto 1);
    p_mux_i_i80_i_fu_1003_p3 <= 
        p_Val2_8_reg_1232 when (brmerge_i_i_not_i_i7_fu_987_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i_i_fu_944_p3 <= 
        p_Val2_4_reg_1203 when (brmerge_i_i_not_i_i_s_fu_926_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_neg_i_fu_612_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(t_V_reg_1170));
    p_neg_t_i_fu_631_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(tmp_8_fu_627_p1));
        p_shl4_cast_i_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl4_i_fu_564_p3),16));

    p_shl4_i_fu_564_p3 <= (sub_V_reg_1131_pp0_iter26_reg & ap_const_lv2_0);
    p_shl5_cast_i_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_i_fu_767_p3),37));
    p_shl5_i_fu_767_p3 <= (r_V_3_reg_1185 & ap_const_lv8_0);
        p_shl_cast_i_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_i_fu_553_p3),16));

    p_shl_i_fu_553_p3 <= (sub_V_reg_1131_pp0_iter26_reg & ap_const_lv6_0);

    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_i_reg_1061)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_i_reg_1061)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_i_reg_1061)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_i_reg_1061, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_i_reg_1061 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_3_fu_1036_p0 <= r_V_3_fu_1036_p00(20 - 1 downto 0);
    r_V_3_fu_1036_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314),28));
    r_V_3_fu_1036_p1 <= r_V_3_fu_1036_p10(8 - 1 downto 0);
    r_V_3_fu_1036_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1137_pp0_iter27_reg),28));
    r_V_4_fu_778_p2 <= std_logic_vector(unsigned(p_shl5_cast_i_fu_774_p1) - unsigned(OP2_V_3_cast83_i_fu_764_p1));
    r_V_fu_650_p2 <= std_logic_vector(signed(p_Val2_1_fu_647_p1) + signed(ap_const_lv37_40000));
    r_V_i_fu_575_p2 <= std_logic_vector(signed(p_shl_cast_i_fu_560_p1) - signed(p_shl4_cast_i_fu_571_p1));
    sel_tmp1_fu_470_p2 <= (tmp_10_i_fu_425_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_476_p2 <= (tmp_14_i_fu_442_p2 and sel_tmp1_fu_470_p2);
    sel_tmp_fu_462_p3 <= 
        tmp_13_i_fu_436_p2 when (tmp_10_i_fu_425_p2(0) = '1') else 
        tmp_20_i_fu_456_p2;
    signbit_1_fu_784_p3 <= r_V_4_fu_778_p2(36 downto 36);
    signbit_1_not_fu_977_p2 <= (signbit_1_reg_1226 xor ap_const_lv1_1);
    signbit_not_fu_915_p2 <= (signbit_reg_1196 xor ap_const_lv1_1);
    sub_V_fu_482_p3 <= 
        tmp_17_i_fu_450_p2 when (sel_tmp2_fu_476_p2(0) = '1') else 
        sel_tmp_fu_462_p3;
    tmp_10_fu_696_p3 <= p_Val2_2_fu_672_p2(18 downto 18);
    tmp_10_i_fu_425_p2 <= "1" when (tmp_6_fu_384_p3 = tmp_19_reg_1070) else "0";
    tmp_11_fu_708_p3 <= p_Val2_2_fu_672_p2(26 downto 26);
    tmp_11_i_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_1078),9));
    tmp_12_fu_722_p3 <= p_Val2_4_fu_716_p2(7 downto 7);
    tmp_12_i_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_1088),9));
    tmp_13_i_fu_436_p2 <= std_logic_vector(unsigned(tmp_11_i_fu_430_p1) - unsigned(tmp_12_i_fu_433_p1));
    tmp_14_fu_802_p3 <= r_V_4_fu_778_p2(18 downto 18);
    tmp_14_i_fu_442_p2 <= "1" when (tmp_6_fu_384_p3 = tmp_20_reg_1078) else "0";
    tmp_15_fu_814_p3 <= r_V_4_fu_778_p2(26 downto 26);
    tmp_16_fu_828_p3 <= p_Val2_8_fu_822_p2(7 downto 7);
    tmp_16_i_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_1070),9));
    tmp_17_i_fu_450_p2 <= std_logic_vector(unsigned(tmp_12_i_fu_433_p1) - unsigned(tmp_16_i_fu_447_p1));
    tmp_1_fu_522_p2 <= (tmp_14_i_reg_1126_pp0_iter26_reg or tmp_10_i_reg_1120_pp0_iter26_reg);
    tmp_1_i_fu_344_p2 <= "1" when (signed(j_cast_i_fu_340_p1) < signed(cols_reg_1042)) else "0";
    tmp_1_i_i_i_fu_836_p2 <= (tmp_16_fu_828_p3 xor ap_const_lv1_1);
    tmp_20_i_fu_456_p2 <= std_logic_vector(unsigned(tmp_16_i_fu_447_p1) - unsigned(tmp_11_i_fu_430_p1));
    tmp_22_1_i_fu_369_p2 <= "1" when (unsigned(tmp_20_reg_1078) > unsigned(R_tmp_2_load_2_i_reg_1099)) else "0";
    tmp_22_2_i_fu_379_p2 <= "1" when (unsigned(tmp_21_reg_1088) > unsigned(G_1_fu_373_p3)) else "0";
    tmp_22_i_fu_355_p2 <= "1" when (unsigned(p_src_data_stream_0_V_dout) > unsigned(p_src_data_stream_2_V_dout)) else "0";
    tmp_25_1_i_fu_401_p2 <= "1" when (unsigned(tmp_20_reg_1078) < unsigned(R_tmp_2_load_i_fu_395_p3)) else "0";
    tmp_25_2_i_fu_413_p2 <= "1" when (unsigned(tmp_21_reg_1088) < unsigned(G_2_fu_406_p3)) else "0";
    tmp_25_i_fu_391_p2 <= "1" when (unsigned(tmp_19_reg_1070) < unsigned(tmp_21_reg_1088)) else "0";
    tmp_26_i_fu_640_p3 <= 
        p_neg_t_i_fu_631_p2 when (tmp_reg_1175(0) = '1') else 
        tmp_9_fu_637_p1;
    tmp_2_cast1_fu_526_p3 <= 
        ap_const_lv8_0 when (tmp_10_i_reg_1120_pp0_iter26_reg(0) = '1') else 
        ap_const_lv8_78;
    tmp_2_cast_cast_fu_664_p3 <= 
        ap_const_lv37_5A00000 when (tmp_3_fu_656_p3(0) = '1') else 
        ap_const_lv37_0;
    tmp_2_i_i_i_fu_967_p2 <= (p_38_i_i_i73_i_reg_1238 xor ap_const_lv1_1);
    tmp_2_load_2_min_1_1_fu_418_p3 <= 
        tmp_21_reg_1088 when (tmp_25_2_i_fu_413_p2(0) = '1') else 
        G_2_fu_406_p3;
    tmp_3_fu_656_p3 <= r_V_fu_650_p2(36 downto 36);
    tmp_3_i_i_i_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_696_p3),8));
    tmp_5_fu_533_p3 <= 
        tmp_2_cast1_fu_526_p3 when (tmp_1_fu_522_p2(0) = '1') else 
        ap_const_lv8_F0;
    tmp_6_fu_384_p3 <= 
        tmp_21_reg_1088 when (tmp_22_2_i_fu_379_p2(0) = '1') else 
        G_1_fu_373_p3;
    tmp_6_i_fu_508_p2 <= "1" when (tmp_6_reg_1105_pp0_iter3_reg = ap_const_lv8_0) else "0";
    tmp_6_i_i_i_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_802_p3),8));
    tmp_7_fu_848_p4 <= r_V_4_fu_778_p2(36 downto 27);
    tmp_7_i_i_i_fu_730_p2 <= (tmp_12_fu_722_p3 xor ap_const_lv1_1);
    tmp_8_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_i_fu_617_p4),36));
    tmp_8_i_fu_494_p2 <= "1" when (tmp_6_reg_1105 = tmp_2_load_2_min_1_1_reg_1114) else "0";
    tmp_8_i_i_i_fu_899_p2 <= (p_38_i_i_i_i_fu_895_p2 xor ap_const_lv1_1);
    tmp_9_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_f_i_reg_1180),36));
    tmp_i_fu_329_p2 <= "1" when (signed(i_cast_i_fu_325_p1) < signed(rows_reg_1047)) else "0";
end behav;
