Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  2 00:10:08 2020
| Host         : DESKTOP-9H19BOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             144 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                            Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][15]_i_1_n_0    | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][15]_i_1_n_0    | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][11]_i_1_n_0    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[2][15]_i_1__0_n_0 | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[0][15]_i_1__0_n_0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][11]_i_1_n_0    |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[3][15]_i_1_n_0    | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO[2][15]_i_1_n_0    | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO[1][15]_i_2_n_0    | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO[1][15]_i_1__0_n_0 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO[0][15]_i_1_n_0    |                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO[3][15]_i_1__0_n_0 | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                    |                                                                    |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/E[0]                   | design_1_i/processing_system7_0/inst/GPIO_O[58]                    |               10 |             32 |
+-------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


