Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Nov 30 13:26:44 2015
| Host         : ECJ1-222-24 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Complete_MIPS_control_sets_placed.rpt
| Design       : Complete_MIPS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    40 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |            1098 |          499 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  |                  |                1 |              1 |
|  slowCLK_BUFG  |                                  | RST_IBUF         |                3 |              4 |
|  slowCLK_BUFG  | CPU/n_0_pc[6]_i_1                | RST_IBUF         |                3 |              6 |
|  slowCLK_BUFG  | CPU/n_0_opsave[4]_i_1            |                  |                4 |              8 |
|  clk_IBUF_BUFG |                                  | slowclk/clear    |                7 |             28 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[0][31]_i_1  |                  |               20 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[10][31]_i_1 |                  |               13 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[11][31]_i_1 |                  |               16 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[12][31]_i_1 |                  |               13 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[13][31]_i_1 |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[14][31]_i_1 |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[15][31]_i_1 |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[16][31]_i_1 |                  |               17 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[17][31]_i_1 |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[18][31]_i_1 |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[19][31]_i_1 |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[1][31]_i_1  |                  |               18 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[20][31]_i_1 |                  |               13 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[21][31]_i_1 |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[22][31]_i_1 |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[23][31]_i_1 |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[25][31]_i_1 |                  |               13 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[26][31]_i_1 |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[27][31]_i_1 |                  |               11 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[28][31]_i_1 |                  |               16 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[29][31]_i_1 |                  |               16 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[2][31]_i_1  |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[30][31]_i_1 |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[31][31]_i_1 |                  |               17 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[3][31]_i_1  |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[4][31]_i_1  |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[5][31]_i_1  |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[6][31]_i_1  |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[7][31]_i_1  |                  |               12 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[8][31]_i_1  |                  |               14 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[9][31]_i_1  |                  |               15 |             32 |
|  slowCLK_BUFG  | CPU/n_0_alu_result_save[31]_i_1  |                  |               23 |             32 |
|  slowCLK_BUFG  | CPU/Register/n_0_REG[24][31]_i_1 |                  |               16 |             32 |
|  slowCLK_BUFG  | CPU/n_0_instr[31]_i_1            |                  |               12 |             34 |
|  slowCLK_BUFG  |                                  |                  |               35 |             64 |
+----------------+----------------------------------+------------------+------------------+----------------+


