# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V.srcs/sources_1/new/Decoder_4to16.vhd" \
"../../../../RISC-V.srcs/sim_1/new/TB_Decoder_4to16.vhd" \

# Do not sort compile order
nosort
