
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3f999999; valaddr_reg:x3; val_offset:70272*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70272*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:70275*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70275*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:70278*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70278*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:70281*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70281*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:70284*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70284*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:70287*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70287*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:70290*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70290*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:70293*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70293*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:70296*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70296*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:70299*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70299*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:70302*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70302*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:70305*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70305*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:70308*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70308*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde800000; valaddr_reg:x3; val_offset:70311*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70311*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde800001; valaddr_reg:x3; val_offset:70314*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70314*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde800003; valaddr_reg:x3; val_offset:70317*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70317*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde800007; valaddr_reg:x3; val_offset:70320*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70320*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde80000f; valaddr_reg:x3; val_offset:70323*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70323*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde80001f; valaddr_reg:x3; val_offset:70326*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70326*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde80003f; valaddr_reg:x3; val_offset:70329*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70329*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde80007f; valaddr_reg:x3; val_offset:70332*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70332*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde8000ff; valaddr_reg:x3; val_offset:70335*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70335*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde8001ff; valaddr_reg:x3; val_offset:70338*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70338*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde8003ff; valaddr_reg:x3; val_offset:70341*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70341*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde8007ff; valaddr_reg:x3; val_offset:70344*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70344*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde800fff; valaddr_reg:x3; val_offset:70347*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70347*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde801fff; valaddr_reg:x3; val_offset:70350*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70350*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde803fff; valaddr_reg:x3; val_offset:70353*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70353*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde807fff; valaddr_reg:x3; val_offset:70356*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70356*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde80ffff; valaddr_reg:x3; val_offset:70359*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70359*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde81ffff; valaddr_reg:x3; val_offset:70362*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70362*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde83ffff; valaddr_reg:x3; val_offset:70365*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70365*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde87ffff; valaddr_reg:x3; val_offset:70368*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70368*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde8fffff; valaddr_reg:x3; val_offset:70371*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70371*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xde9fffff; valaddr_reg:x3; val_offset:70374*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70374*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdebfffff; valaddr_reg:x3; val_offset:70377*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70377*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdec00000; valaddr_reg:x3; val_offset:70380*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70380*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdee00000; valaddr_reg:x3; val_offset:70383*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70383*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdef00000; valaddr_reg:x3; val_offset:70386*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70386*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdef80000; valaddr_reg:x3; val_offset:70389*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70389*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefc0000; valaddr_reg:x3; val_offset:70392*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70392*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefe0000; valaddr_reg:x3; val_offset:70395*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70395*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeff0000; valaddr_reg:x3; val_offset:70398*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70398*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeff8000; valaddr_reg:x3; val_offset:70401*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70401*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffc000; valaddr_reg:x3; val_offset:70404*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70404*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffe000; valaddr_reg:x3; val_offset:70407*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70407*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefff000; valaddr_reg:x3; val_offset:70410*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70410*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefff800; valaddr_reg:x3; val_offset:70413*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70413*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffc00; valaddr_reg:x3; val_offset:70416*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70416*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffe00; valaddr_reg:x3; val_offset:70419*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70419*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffff00; valaddr_reg:x3; val_offset:70422*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70422*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffff80; valaddr_reg:x3; val_offset:70425*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70425*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffffc0; valaddr_reg:x3; val_offset:70428*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70428*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffffe0; valaddr_reg:x3; val_offset:70431*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70431*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffff0; valaddr_reg:x3; val_offset:70434*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70434*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffff8; valaddr_reg:x3; val_offset:70437*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70437*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffffc; valaddr_reg:x3; val_offset:70440*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70440*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdefffffe; valaddr_reg:x3; val_offset:70443*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70443*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xdeffffff; valaddr_reg:x3; val_offset:70446*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70446*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff000001; valaddr_reg:x3; val_offset:70449*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70449*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff000003; valaddr_reg:x3; val_offset:70452*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70452*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff000007; valaddr_reg:x3; val_offset:70455*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70455*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff199999; valaddr_reg:x3; val_offset:70458*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70458*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff249249; valaddr_reg:x3; val_offset:70461*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70461*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff333333; valaddr_reg:x3; val_offset:70464*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70464*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:70467*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70467*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:70470*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70470*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff444444; valaddr_reg:x3; val_offset:70473*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70473*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:70476*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70476*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:70479*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70479*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff666666; valaddr_reg:x3; val_offset:70482*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70482*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:70485*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70485*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:70488*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70488*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:70491*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70491*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66d514 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0df4b1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6d514; op2val:0xc00df4b1;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:70494*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70494*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbf800001; valaddr_reg:x3; val_offset:70497*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70497*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbf800003; valaddr_reg:x3; val_offset:70500*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70500*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbf800007; valaddr_reg:x3; val_offset:70503*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70503*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbf999999; valaddr_reg:x3; val_offset:70506*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70506*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:70509*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70509*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:70512*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70512*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:70515*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70515*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:70518*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70518*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:70521*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70521*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:70524*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70524*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:70527*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70527*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:70530*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70530*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:70533*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70533*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:70536*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70536*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:70539*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70539*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:70542*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70542*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd000000; valaddr_reg:x3; val_offset:70545*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70545*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd000001; valaddr_reg:x3; val_offset:70548*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70548*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd000003; valaddr_reg:x3; val_offset:70551*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70551*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd000007; valaddr_reg:x3; val_offset:70554*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70554*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd00000f; valaddr_reg:x3; val_offset:70557*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70557*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd00001f; valaddr_reg:x3; val_offset:70560*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70560*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd00003f; valaddr_reg:x3; val_offset:70563*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70563*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd00007f; valaddr_reg:x3; val_offset:70566*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70566*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd0000ff; valaddr_reg:x3; val_offset:70569*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70569*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd0001ff; valaddr_reg:x3; val_offset:70572*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70572*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd0003ff; valaddr_reg:x3; val_offset:70575*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70575*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd0007ff; valaddr_reg:x3; val_offset:70578*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70578*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd000fff; valaddr_reg:x3; val_offset:70581*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70581*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd001fff; valaddr_reg:x3; val_offset:70584*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70584*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd003fff; valaddr_reg:x3; val_offset:70587*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70587*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd007fff; valaddr_reg:x3; val_offset:70590*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70590*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd00ffff; valaddr_reg:x3; val_offset:70593*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70593*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd01ffff; valaddr_reg:x3; val_offset:70596*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70596*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd03ffff; valaddr_reg:x3; val_offset:70599*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70599*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd07ffff; valaddr_reg:x3; val_offset:70602*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70602*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd0fffff; valaddr_reg:x3; val_offset:70605*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70605*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd1fffff; valaddr_reg:x3; val_offset:70608*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70608*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd3fffff; valaddr_reg:x3; val_offset:70611*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70611*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd400000; valaddr_reg:x3; val_offset:70614*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70614*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd600000; valaddr_reg:x3; val_offset:70617*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70617*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd700000; valaddr_reg:x3; val_offset:70620*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70620*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd780000; valaddr_reg:x3; val_offset:70623*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70623*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7c0000; valaddr_reg:x3; val_offset:70626*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70626*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7e0000; valaddr_reg:x3; val_offset:70629*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70629*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7f0000; valaddr_reg:x3; val_offset:70632*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70632*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7f8000; valaddr_reg:x3; val_offset:70635*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70635*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7fc000; valaddr_reg:x3; val_offset:70638*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70638*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7fe000; valaddr_reg:x3; val_offset:70641*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70641*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7ff000; valaddr_reg:x3; val_offset:70644*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70644*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7ff800; valaddr_reg:x3; val_offset:70647*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70647*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7ffc00; valaddr_reg:x3; val_offset:70650*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70650*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x681a5c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4696e0 and fs3 == 1 and fe3 == 0x9a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee81a5c; op2val:0x804696e0;
op3val:0xcd7ffe00; valaddr_reg:x3; val_offset:70653*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70653*0 + 3*183*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930560,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930561,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930563,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930567,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930575,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930591,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930623,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930687,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732930815,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732931071,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732931583,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732932607,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732934655,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732938751,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732946943,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732963327,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3732996095,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3733061631,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3733192703,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3733454847,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3733979135,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3735027711,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3737124863,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3737124864,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3739222016,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3740270592,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3740794880,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741057024,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741188096,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741253632,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741286400,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741302784,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741310976,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741315072,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741317120,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741318144,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741318656,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741318912,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319040,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319104,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319136,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319152,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319160,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319164,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319166,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(3741319167,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2129057044,32,FLEN)
NAN_BOXED(3222140081,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329280,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329281,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329283,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329287,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329295,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329311,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329343,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329407,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329535,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439329791,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439330303,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439331327,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439333375,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439337471,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439345663,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439362047,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439394815,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439460351,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439591423,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3439853567,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3440377855,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3441426431,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3443523583,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3443523584,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3445620736,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3446669312,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447193600,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447455744,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447586816,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447652352,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447685120,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447701504,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447709696,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447713792,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447715840,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447716864,32,FLEN)
NAN_BOXED(2129140316,32,FLEN)
NAN_BOXED(2152109792,32,FLEN)
NAN_BOXED(3447717376,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
