Fitter report for fft_atan2_v2
Sat Apr 11 23:15:23 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Apr 11 23:15:23 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; fft_atan2_v2                                ;
; Top-level Entity Name           ; fft_atan2_v2                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F23C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,242 / 29,080 ( 8 % )                      ;
; Total registers                 ; 4891                                        ;
; Total pins                      ; 88 / 268 ( 33 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 139,926 / 4,567,040 ( 3 % )                 ;
; Total RAM Blocks                ; 22 / 446 ( 5 % )                            ;
; Total DSP Blocks                ; 6 / 150 ( 4 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 12 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F23C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; RESET~inputCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|a_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|b_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AY               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|c_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[0]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[1]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[3]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[4]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[5]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[6]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[7]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[8]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                                         ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[9]~_Duplicate_1                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[10]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[11]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[12]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[13]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[14]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; AX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                                        ; Q                ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[15]~_Duplicate_1                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; BX               ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|iout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8                                                                                                                                        ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[1]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[2]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[3]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[4]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[5]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[6]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[7]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[8]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[9]                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[10]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[11]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[12]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[13]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[14]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[15]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[16]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[17]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[18]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[19]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[20]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[21]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[22]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[23]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[24]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[25]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[26]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[27]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[28]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[29]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[30]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[31]                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|rout_sig[0]                                                                                                                                   ; RESULTA          ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[8]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[8]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[17]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[17]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[22]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[22]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[23]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[23]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[30]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out0[30]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[10]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[10]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[13]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[13]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[16]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[16]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[21]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out1[21]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[6]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[7]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[7]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[13]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[13]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[17]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[17]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[23]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[23]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[24]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[24]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[25]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out2[25]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[7]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[7]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[21]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[21]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[22]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|ram_data_out3[22]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[14]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|wraddress_b_bus[14]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][5]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[3]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[4]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|counter_reg_bit[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[0][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[0][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[0][11]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[0][11]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[1][8]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[1][8]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[1][11]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[1][11]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[2][0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[2][0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[3][14]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[3][14]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[4][4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[4][4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[4][7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[4][7]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[5][7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[5][7]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[6][2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[6][2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[6][12]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[6][12]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[7][8]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[7][8]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[7][11]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[7][11]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[4][7]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[4][7]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[4][11]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[4][11]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[5][11]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[5][11]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[6][0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[6][0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][6]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][12]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][12]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][13]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay|tdl_arr[1][13]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][8]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][9]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][11]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][13]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][13]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][14]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][14]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][15]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay|tdl_arr[1][15]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|result_r_tmp[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|result_r_tmp[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][6]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][9]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][11]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][12]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][12]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][15]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay|tdl_arr[1][15]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][8]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][9]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][12]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][12]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][13]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][13]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][15]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay|tdl_arr[1][15]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|result_i_tmp[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|result_i_tmp[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|result_r_tmp[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|result_r_tmp[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][4]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][6]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][8]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay|tdl_arr[1][8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][8]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][8]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][9]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][9]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay|tdl_arr[1][11]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|result_i_tmp[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|result_i_tmp[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|result_r_tmp[31]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|result_r_tmp[31]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[2][11]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[2][11]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][4]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][6]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][6]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][7]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][7]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][9]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][9]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][15]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][15]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[1][11]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[1][11]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|del_np_cnt[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|gain_lut_8pts[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|gain_lut_8pts[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated|pipeline_dffe[9]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated|pipeline_dffe[9]~DUPLICATE                                                                     ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated|pipeline_dffe[7]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                     ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|sign_vec[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|sign_vec[3]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|sw[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|sw[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|del_npi_cnt[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|del_npi_cnt[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_count[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_count[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb|tdl_arr[1]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb|tdl_arr[1]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|send_eop_s                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|send_eop_s~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|send_sop_s~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.sop                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.sop~DUPLICATE                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_count_sig[2]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_count_sig[2]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ROM_READER_V2:inst1|cnt[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ROM_READER_V2:inst1|cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][17]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][20]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|delay_signals[0][20]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|delay_signals[0][19]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][21]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][22]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|delay_signals[0][22]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|delay_signals[0][17]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|delay_signals[0][17]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|delay_signals[0][20]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|delay_signals[0][20]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][19]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][21]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][22]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|delay_signals[0][22]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1|delay_signals[0][19]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][18]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][18]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][19]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][20]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][20]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][21]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][25]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|delay_signals[0][25]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][18]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][18]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][23]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|delay_signals[0][23]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][18]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][18]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][20]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|delay_signals[0][20]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|delay_signals[0][24]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|delay_signals[0][24]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|delay_signals[0][27]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|delay_signals[0][27]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][12]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][19]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][23]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][23]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][26]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][26]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][12]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][17]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][24]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][24]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][31]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|delay_signals[0][31]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][10]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][7]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][8]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][9]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][12]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][13]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][14]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][9]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][7]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][12]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][9]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][11]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][15]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1|delay_signals[0][1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[28]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[28]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[31]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[31]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|xip1E_1_uid23_vecTranslateTest_o[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|xip1E_1_uid23_vecTranslateTest_o[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|xip1E_1_uid23_vecTranslateTest_o[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|xip1E_1_uid23_vecTranslateTest_o[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[5]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[9]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[11]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[12]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[13]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[15]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+--------------------------+----------------+--------------+--------------------------------------------------+---------------+----------------------------+
; Name                     ; Ignored Entity ; Ignored From ; Ignored To                                       ; Ignored Value ; Ignored Source             ;
+--------------------------+----------------+--------------+--------------------------------------------------+---------------+----------------------------+
; PLL Bandwidth Preset     ; fft_atan2_v2   ;              ; *PLL_50_TO_250M_0002*|altera_pll:altera_pll_i*|* ; AUTO          ; Compiler or HDL Assignment ;
; PLL Compensation Mode    ; fft_atan2_v2   ;              ; *PLL_50_TO_250M_0002*|altera_pll:altera_pll_i*|* ; DIRECT        ; Compiler or HDL Assignment ;
; PLL Automatic Self-Reset ; fft_atan2_v2   ;              ; *PLL_50_TO_250M_0002*|altera_pll:altera_pll_i*|* ; OFF           ; Compiler or HDL Assignment ;
+--------------------------+----------------+--------------+--------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9240 ) ; 0.00 % ( 0 / 9240 )        ; 0.00 % ( 0 / 9240 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9240 ) ; 0.00 % ( 0 / 9240 )        ; 0.00 % ( 0 / 9240 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8901 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 167 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,242 / 29,080        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 2,242                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,841 / 29,080        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,345                 ;       ;
;         [b] ALMs used for LUT logic                         ; 567                   ;       ;
;         [c] ALMs used for registers                         ; 929                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 603 / 29,080          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 29,080            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 3                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 376 / 2,908           ; 13 %  ;
;     -- Logic LABs                                           ; 376                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,490                 ;       ;
;     -- 7 input functions                                    ; 10                    ;       ;
;     -- 6 input functions                                    ; 620                   ;       ;
;     -- 5 input functions                                    ; 101                   ;       ;
;     -- 4 input functions                                    ; 94                    ;       ;
;     -- <=3 input functions                                  ; 2,665                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 962                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,891                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,546 / 58,160        ; 8 %   ;
;         -- Secondary logic registers                        ; 345 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,618                 ;       ;
;         -- Routing optimization registers                   ; 273                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 88 / 268              ; 33 %  ;
;     -- Clock pins                                           ; 6 / 11                ; 55 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 22 / 446              ; 5 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 139,926 / 4,567,040   ; 3 %   ;
; Total block memory implementation bits                      ; 225,280 / 4,567,040   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 150               ; 4 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.9% / 3.0% / 2.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.1% / 23.5% / 21.8% ;       ;
; Maximum fan-out                                             ; 4764                  ;       ;
; Highest non-global fan-out                                  ; 3401                  ;       ;
; Total fan-out                                               ; 31412                 ;       ;
; Average fan-out                                             ; 3.29                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2130 / 29080 ( 7 % )  ; 60 / 29080 ( < 1 % ) ; 52 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2130                  ; 60                   ; 52                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2699 / 29080 ( 9 % )  ; 71 / 29080 ( < 1 % ) ; 71 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1311                  ; 14                   ; 20                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 500                   ; 35                   ; 32                   ; 0                              ;
;         [c] ALMs used for registers                         ; 888                   ; 22                   ; 19                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 573 / 29080 ( 2 % )   ; 11 / 29080 ( < 1 % ) ; 19 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 29080 ( < 1 % )   ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 3                     ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 353 / 2908 ( 12 % )   ; 13 / 2908 ( < 1 % )  ; 11 / 2908 ( < 1 % )  ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 353                   ; 13                   ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3309                  ; 91                   ; 90                   ; 0                              ;
;     -- 7 input functions                                    ; 5                     ; 4                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 598                   ; 12                   ; 10                   ; 0                              ;
;     -- 5 input functions                                    ; 64                    ; 15                   ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 62                    ; 17                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 2580                  ; 43                   ; 42                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 914                   ; 32                   ; 16                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 4397 / 58160 ( 8 % )  ; 72 / 58160 ( < 1 % ) ; 77 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 334 / 58160 ( < 1 % ) ; 3 / 58160 ( < 1 % )  ; 8 / 58160 ( < 1 % )  ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 4469                  ; 72                   ; 77                   ; 0                              ;
;         -- Routing optimization registers                   ; 262                   ; 3                    ; 8                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 88                    ; 0                    ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 139926                ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 225280                ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 22 / 446 ( 4 % )      ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )                ;
; DSP block                                                   ; 6 / 150 ( 4 % )       ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 64                    ; 63                   ; 120                  ; 1                              ;
;     -- Registered Input Connections                         ; 0                     ; 28                   ; 93                   ; 0                              ;
;     -- Output Connections                                   ; 1                     ; 67                   ; 34                   ; 146                            ;
;     -- Registered Output Connections                        ; 0                     ; 66                   ; 34                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 30670                 ; 626                  ; 646                  ; 155                            ;
;     -- Registered Connections                               ; 12355                 ; 407                  ; 451                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 64                   ; 1                    ; 0                              ;
;     -- pzdyqx:nabboc                                        ; 64                    ; 0                    ; 36                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 1                     ; 36                   ; 0                    ; 117                            ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 30                   ; 117                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 7                     ; 11                   ; 37                   ; 4                              ;
;     -- Output Ports                                         ; 86                    ; 4                    ; 54                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 21                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 42                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLK        ; M16   ; 5B       ; 68           ; 22           ; 60           ; 4764                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; RESET      ; N16   ; 5B       ; 68           ; 22           ; 43           ; 2629                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; trigger_in ; AA17  ; 4A       ; 42           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; mag[0]           ; Y9    ; 3B       ; 17           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[10]          ; W9    ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[11]          ; T7    ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[12]          ; P8    ; 3B       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[13]          ; N6    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[14]          ; V9    ; 3B       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[1]           ; V10   ; 3B       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[2]           ; AA7   ; 3B       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[3]           ; P6    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[4]           ; P7    ; 3A       ; 7            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[5]           ; M6    ; 3A       ; 7            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[6]           ; U6    ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[7]           ; R7    ; 3A       ; 7            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[8]           ; V6    ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mag[9]           ; T8    ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[0]           ; J21   ; 7A       ; 64           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[10]          ; B13   ; 7A       ; 42           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[11]          ; T19   ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[12]          ; G10   ; 8A       ; 21           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[13]          ; R14   ; 4A       ; 50           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[14]          ; B22   ; 7A       ; 59           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[15]          ; W8    ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[1]           ; J11   ; 7A       ; 40           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[2]           ; C11   ; 7A       ; 32           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[3]           ; J17   ; 7A       ; 46           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[4]           ; G12   ; 7A       ; 34           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[5]           ; D6    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[6]           ; T20   ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[7]           ; J22   ; 7A       ; 64           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[8]           ; H9    ; 8A       ; 18           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rad[9]           ; R17   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[0]       ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[10]      ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[11]      ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[12]      ; U15   ; 4A       ; 42           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[13]      ; V15   ; 4A       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[14]      ; T14   ; 4A       ; 42           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[15]      ; AA18  ; 4A       ; 42           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[1]       ; V20   ; 4A       ; 44           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[2]       ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[3]       ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[4]       ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[5]       ; AA13  ; 4A       ; 34           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[6]       ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[7]       ; AB12  ; 4A       ; 32           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[8]       ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; rom_out[9]       ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sink_eop_out     ; AA15  ; 4A       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sink_sop_out     ; Y15   ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sink_valid_out   ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_eop_out   ; A7    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[0]   ; U20   ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[10]  ; AA8   ; 3B       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[11]  ; M8    ; 3B       ; 15           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[12]  ; U12   ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[13]  ; R10   ; 3B       ; 19           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[14]  ; R12   ; 3B       ; 18           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[15]  ; N9    ; 3B       ; 21           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[1]   ; AA20  ; 4A       ; 44           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[2]   ; AB11  ; 3B       ; 19           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[3]   ; P12   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[4]   ; AB8   ; 3B       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[5]   ; AB5   ; 3B       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[6]   ; AB10  ; 3B       ; 19           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[7]   ; R5    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[8]   ; R6    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_imag[9]   ; R11   ; 3B       ; 19           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[0]   ; Y10   ; 3B       ; 17           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[10]  ; U11   ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[11]  ; AB6   ; 3B       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[12]  ; AA9   ; 3B       ; 15           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[13]  ; P18   ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[14]  ; T10   ; 3B       ; 17           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[15]  ; P22   ; 5A       ; 68           ; 12           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[1]   ; AA10  ; 3B       ; 15           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[2]   ; U10   ; 3B       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[3]   ; T9    ; 3B       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[4]   ; M9    ; 3B       ; 15           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[5]   ; R9    ; 3B       ; 17           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[6]   ; U13   ; 4A       ; 32           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[7]   ; M7    ; 3A       ; 7            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[8]   ; U7    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_real[9]   ; AA12  ; 3B       ; 21           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_sop_out   ; D13   ; 7A       ; 36           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; source_valid_out ; E22   ; 7A       ; 61           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 15 / 16 ( 94 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 28 / 32 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 24 / 48 ( 50 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 10 / 80 ( 13 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 4 / 32 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 398        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 365        ; 8A       ; source_eop_out                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A8       ; 363        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 25         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 24         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 59         ; 3B       ; mag[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA8      ; 62         ; 3B       ; source_imag[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA9      ; 69         ; 3B       ; source_real[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA10     ; 67         ; 3B       ; source_real[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 85         ; 3B       ; source_real[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 93         ; 4A       ; rom_out[5]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 91         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 96         ; 4A       ; sink_eop_out                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 107        ; 4A       ; trigger_in                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA18     ; 109        ; 4A       ; rom_out[15]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 112        ; 4A       ; source_imag[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 56         ; 3B       ; source_imag[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB6      ; 54         ; 3B       ; source_real[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB7      ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 64         ; 3B       ; source_imag[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 78         ; 3B       ; source_imag[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB11     ; 80         ; 3B       ; source_imag[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB12     ; 88         ; 4A       ; rom_out[7]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 86         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 99         ; 4A       ; rom_out[4]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ; 101        ; 4A       ; rom_out[3]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 102        ; 4A       ; rom_out[10]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB21     ; 104        ; 4A       ; rom_out[2]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 360        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 362        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 320        ; 7A       ; rad[10]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 284        ; 7A       ; rad[14]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C1       ; 5          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 4          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 400        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 364        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 370        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 340        ; 7A       ; rad[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 2          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 3          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 366        ; 8A       ; rad[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 331        ; 7A       ; source_sop_out                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 6          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 7          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 397        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 367        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 280        ; 7A       ; source_valid_out                ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 399        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 0          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 262        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 9          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 8          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 1          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 395        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 343        ; 8A       ; rad[12]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 337        ; 7A       ; rad[4]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 353        ; 8A       ; rad[8]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H10      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 10         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 11         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 393        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 349        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 324        ; 7A       ; rad[1]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 312        ; 7A       ; rad[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J18      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 271        ; 7A       ; rad[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J22      ; 273        ; 7A       ; rad[7]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 13         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 12         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 391        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 28         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 50         ; 3A       ; mag[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M7       ; 52         ; 3A       ; source_real[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M8       ; 66         ; 3B       ; source_imag[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M9       ; 68         ; 3B       ; source_real[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 200        ; 5B       ; CLK                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 14         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 15         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 44         ; 3A       ; mag[13]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 60         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 84         ; 3B       ; source_imag[15]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 198        ; 5B       ; RESET                           ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 30         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 42         ; 3A       ; mag[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P7       ; 53         ; 3A       ; mag[4]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P8       ; 58         ; 3B       ; mag[12]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P9       ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 77         ; 3B       ; source_imag[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 180        ; 5A       ; source_real[13]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P19      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 176        ; 5A       ; source_real[15]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 17         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 16         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 40         ; 3A       ; source_imag[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R6       ; 38         ; 3A       ; source_imag[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R7       ; 51         ; 3A       ; mag[7]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 73         ; 3B       ; source_real[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R10      ; 79         ; 3B       ; source_imag[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R11      ; 81         ; 3B       ; source_imag[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R12      ; 75         ; 3B       ; source_imag[14]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 124        ; 4A       ; rad[13]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R15      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 177        ; 5A       ; rad[9]                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 46         ; 3A       ; mag[11]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T8       ; 48         ; 3A       ; mag[9]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T9       ; 63         ; 3B       ; source_real[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T10      ; 71         ; 3B       ; source_real[14]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 90         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 92         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 106        ; 4A       ; rom_out[14]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T15      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 166        ; 5A       ; rad[11]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 168        ; 5A       ; rad[6]                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 18         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 19         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 27         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 47         ; 3A       ; mag[6]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U7       ; 39         ; 3A       ; source_real[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 65         ; 3B       ; source_real[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U11      ; 74         ; 3B       ; source_real[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ; 76         ; 3B       ; source_imag[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U13      ; 89         ; 4A       ; source_real[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 108        ; 4A       ; rom_out[12]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U16      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 133        ; 4A       ; source_imag[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U21      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 36         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 26         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 32         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 49         ; 3A       ; mag[8]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 55         ; 3B       ; mag[14]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V10      ; 57         ; 3B       ; mag[1]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 87         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 98         ; 4A       ; rom_out[6]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V15      ; 100        ; 4A       ; rom_out[13]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 111        ; 4A       ; rom_out[1]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V21      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 21         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 20         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 34         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 43         ; 3A       ; rad[15]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W9       ; 45         ; 3A       ; mag[10]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 116        ; 4A       ; sink_valid_out                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 113        ; 4A       ; rom_out[9]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 120        ; 4A       ; rom_out[8]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 22         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 23         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 72         ; 3B       ; mag[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y10      ; 70         ; 3B       ; source_real[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y11      ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 95         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 97         ; 4A       ; sink_sop_out                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 103        ; 4A       ; rom_out[0]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 105        ; 4A       ; rom_out[11]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; rom_out[0]       ; Incomplete set of assignments ;
; rom_out[1]       ; Incomplete set of assignments ;
; rom_out[2]       ; Incomplete set of assignments ;
; rom_out[3]       ; Incomplete set of assignments ;
; rom_out[4]       ; Incomplete set of assignments ;
; rom_out[5]       ; Incomplete set of assignments ;
; rom_out[6]       ; Incomplete set of assignments ;
; rom_out[7]       ; Incomplete set of assignments ;
; rom_out[8]       ; Incomplete set of assignments ;
; rom_out[9]       ; Incomplete set of assignments ;
; rom_out[10]      ; Incomplete set of assignments ;
; rom_out[11]      ; Incomplete set of assignments ;
; rom_out[12]      ; Incomplete set of assignments ;
; rom_out[13]      ; Incomplete set of assignments ;
; rom_out[14]      ; Incomplete set of assignments ;
; rom_out[15]      ; Incomplete set of assignments ;
; source_imag[0]   ; Incomplete set of assignments ;
; source_imag[1]   ; Incomplete set of assignments ;
; source_imag[2]   ; Incomplete set of assignments ;
; source_imag[3]   ; Incomplete set of assignments ;
; source_imag[4]   ; Incomplete set of assignments ;
; source_imag[5]   ; Incomplete set of assignments ;
; source_imag[6]   ; Incomplete set of assignments ;
; source_imag[7]   ; Incomplete set of assignments ;
; source_imag[8]   ; Incomplete set of assignments ;
; source_imag[9]   ; Incomplete set of assignments ;
; source_imag[10]  ; Incomplete set of assignments ;
; source_imag[11]  ; Incomplete set of assignments ;
; source_imag[12]  ; Incomplete set of assignments ;
; source_imag[13]  ; Incomplete set of assignments ;
; source_imag[14]  ; Incomplete set of assignments ;
; source_imag[15]  ; Incomplete set of assignments ;
; source_real[0]   ; Incomplete set of assignments ;
; source_real[1]   ; Incomplete set of assignments ;
; source_real[2]   ; Incomplete set of assignments ;
; source_real[3]   ; Incomplete set of assignments ;
; source_real[4]   ; Incomplete set of assignments ;
; source_real[5]   ; Incomplete set of assignments ;
; source_real[6]   ; Incomplete set of assignments ;
; source_real[7]   ; Incomplete set of assignments ;
; source_real[8]   ; Incomplete set of assignments ;
; source_real[9]   ; Incomplete set of assignments ;
; source_real[10]  ; Incomplete set of assignments ;
; source_real[11]  ; Incomplete set of assignments ;
; source_real[12]  ; Incomplete set of assignments ;
; source_real[13]  ; Incomplete set of assignments ;
; source_real[14]  ; Incomplete set of assignments ;
; source_real[15]  ; Incomplete set of assignments ;
; mag[0]           ; Incomplete set of assignments ;
; mag[1]           ; Incomplete set of assignments ;
; mag[2]           ; Incomplete set of assignments ;
; mag[3]           ; Incomplete set of assignments ;
; mag[4]           ; Incomplete set of assignments ;
; mag[5]           ; Incomplete set of assignments ;
; mag[6]           ; Incomplete set of assignments ;
; mag[7]           ; Incomplete set of assignments ;
; mag[8]           ; Incomplete set of assignments ;
; mag[9]           ; Incomplete set of assignments ;
; mag[10]          ; Incomplete set of assignments ;
; mag[11]          ; Incomplete set of assignments ;
; mag[12]          ; Incomplete set of assignments ;
; mag[13]          ; Incomplete set of assignments ;
; mag[14]          ; Incomplete set of assignments ;
; rad[0]           ; Incomplete set of assignments ;
; rad[1]           ; Incomplete set of assignments ;
; rad[2]           ; Incomplete set of assignments ;
; rad[3]           ; Incomplete set of assignments ;
; rad[4]           ; Incomplete set of assignments ;
; rad[5]           ; Incomplete set of assignments ;
; rad[6]           ; Incomplete set of assignments ;
; rad[7]           ; Incomplete set of assignments ;
; rad[8]           ; Incomplete set of assignments ;
; rad[9]           ; Incomplete set of assignments ;
; rad[10]          ; Incomplete set of assignments ;
; rad[11]          ; Incomplete set of assignments ;
; rad[12]          ; Incomplete set of assignments ;
; rad[13]          ; Incomplete set of assignments ;
; rad[14]          ; Incomplete set of assignments ;
; rad[15]          ; Incomplete set of assignments ;
; sink_sop_out     ; Incomplete set of assignments ;
; sink_eop_out     ; Incomplete set of assignments ;
; sink_valid_out   ; Incomplete set of assignments ;
; source_sop_out   ; Incomplete set of assignments ;
; source_eop_out   ; Incomplete set of assignments ;
; source_valid_out ; Incomplete set of assignments ;
; CLK              ; Incomplete set of assignments ;
; RESET            ; Incomplete set of assignments ;
; trigger_in       ; Incomplete set of assignments ;
; rom_out[0]       ; Missing location assignment   ;
; rom_out[1]       ; Missing location assignment   ;
; rom_out[2]       ; Missing location assignment   ;
; rom_out[3]       ; Missing location assignment   ;
; rom_out[4]       ; Missing location assignment   ;
; rom_out[5]       ; Missing location assignment   ;
; rom_out[6]       ; Missing location assignment   ;
; rom_out[7]       ; Missing location assignment   ;
; rom_out[8]       ; Missing location assignment   ;
; rom_out[9]       ; Missing location assignment   ;
; rom_out[10]      ; Missing location assignment   ;
; rom_out[11]      ; Missing location assignment   ;
; rom_out[12]      ; Missing location assignment   ;
; rom_out[13]      ; Missing location assignment   ;
; rom_out[14]      ; Missing location assignment   ;
; rom_out[15]      ; Missing location assignment   ;
; source_imag[0]   ; Missing location assignment   ;
; source_imag[1]   ; Missing location assignment   ;
; source_imag[2]   ; Missing location assignment   ;
; source_imag[3]   ; Missing location assignment   ;
; source_imag[4]   ; Missing location assignment   ;
; source_imag[5]   ; Missing location assignment   ;
; source_imag[6]   ; Missing location assignment   ;
; source_imag[7]   ; Missing location assignment   ;
; source_imag[8]   ; Missing location assignment   ;
; source_imag[9]   ; Missing location assignment   ;
; source_imag[10]  ; Missing location assignment   ;
; source_imag[11]  ; Missing location assignment   ;
; source_imag[12]  ; Missing location assignment   ;
; source_imag[13]  ; Missing location assignment   ;
; source_imag[14]  ; Missing location assignment   ;
; source_imag[15]  ; Missing location assignment   ;
; source_real[0]   ; Missing location assignment   ;
; source_real[1]   ; Missing location assignment   ;
; source_real[2]   ; Missing location assignment   ;
; source_real[3]   ; Missing location assignment   ;
; source_real[4]   ; Missing location assignment   ;
; source_real[5]   ; Missing location assignment   ;
; source_real[6]   ; Missing location assignment   ;
; source_real[7]   ; Missing location assignment   ;
; source_real[8]   ; Missing location assignment   ;
; source_real[9]   ; Missing location assignment   ;
; source_real[10]  ; Missing location assignment   ;
; source_real[11]  ; Missing location assignment   ;
; source_real[12]  ; Missing location assignment   ;
; source_real[13]  ; Missing location assignment   ;
; source_real[14]  ; Missing location assignment   ;
; source_real[15]  ; Missing location assignment   ;
; mag[0]           ; Missing location assignment   ;
; mag[1]           ; Missing location assignment   ;
; mag[2]           ; Missing location assignment   ;
; mag[3]           ; Missing location assignment   ;
; mag[4]           ; Missing location assignment   ;
; mag[5]           ; Missing location assignment   ;
; mag[6]           ; Missing location assignment   ;
; mag[7]           ; Missing location assignment   ;
; mag[8]           ; Missing location assignment   ;
; mag[9]           ; Missing location assignment   ;
; mag[10]          ; Missing location assignment   ;
; mag[11]          ; Missing location assignment   ;
; mag[12]          ; Missing location assignment   ;
; mag[13]          ; Missing location assignment   ;
; mag[14]          ; Missing location assignment   ;
; rad[0]           ; Missing location assignment   ;
; rad[1]           ; Missing location assignment   ;
; rad[2]           ; Missing location assignment   ;
; rad[3]           ; Missing location assignment   ;
; rad[4]           ; Missing location assignment   ;
; rad[5]           ; Missing location assignment   ;
; rad[6]           ; Missing location assignment   ;
; rad[7]           ; Missing location assignment   ;
; rad[8]           ; Missing location assignment   ;
; rad[9]           ; Missing location assignment   ;
; rad[10]          ; Missing location assignment   ;
; rad[11]          ; Missing location assignment   ;
; rad[12]          ; Missing location assignment   ;
; rad[13]          ; Missing location assignment   ;
; rad[14]          ; Missing location assignment   ;
; rad[15]          ; Missing location assignment   ;
; sink_sop_out     ; Missing location assignment   ;
; sink_eop_out     ; Missing location assignment   ;
; sink_valid_out   ; Missing location assignment   ;
; source_sop_out   ; Missing location assignment   ;
; source_eop_out   ; Missing location assignment   ;
; source_valid_out ; Missing location assignment   ;
; CLK              ; Missing location assignment   ;
; RESET            ; Missing location assignment   ;
; trigger_in       ; Missing location assignment   ;
+------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                           ; Library Name         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
; |fft_atan2_v2                                                                                                                           ; 2241.5 (0.8)         ; 2840.0 (1.0)                     ; 602.0 (0.2)                                       ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 3490 (2)            ; 4891 (0)                  ; 0 (0)         ; 139926            ; 22    ; 6          ; 88   ; 0            ; |fft_atan2_v2                                                                                                                                                                                                                                                                                                                                            ; fft_atan2_v2                          ; work                 ;
;    |FFT_Burst_16x1024_v1:inst6|                                                                                                         ; 1345.3 (0.0)         ; 1926.1 (0.0)                     ; 583.1 (0.0)                                       ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 2000 (0)            ; 3590 (0)                  ; 0 (0)         ; 123542            ; 20    ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6                                                                                                                                                                                                                                                                                                                 ; FFT_Burst_16x1024_v1                  ; FFT_Burst_16x1024_v1 ;
;       |FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|                                                                                          ; 1345.3 (8.1)         ; 1926.1 (8.0)                     ; 583.1 (0.0)                                       ; 2.3 (0.1)                        ; 0.0 (0.0)            ; 2000 (32)           ; 3590 (0)                  ; 0 (0)         ; 123542            ; 20    ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                          ; FFT_Burst_16x1024_v1_fft_ii_0         ; FFT_Burst_16x1024_v1 ;
;          |asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|                                                                                 ; 1337.3 (101.4)       ; 1918.1 (217.3)                   ; 583.1 (115.8)                                     ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 1968 (125)          ; 3590 (463)                ; 0 (0)         ; 123542            ; 20    ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst                                                                                                                                                                                                                             ; asj_fft_si_se_so_bb                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_3dp_rom:twrom|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                       ; asj_fft_3dp_rom                       ; fft_burst_16x1024_v1 ;
;                |twid_rom:\gen_M4K:cos_1n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_rt44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated                                                  ; altsyncram_rt44                       ; work                 ;
;                |twid_rom:\gen_M4K:cos_2n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_st44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated                                                  ; altsyncram_st44                       ; work                 ;
;                |twid_rom:\gen_M4K:cos_3n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_tt44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tt44:auto_generated                                                  ; altsyncram_tt44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_1n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_0u44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0u44:auto_generated                                                  ; altsyncram_0u44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_2n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_1u44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1u44:auto_generated                                                  ; altsyncram_1u44                       ; work                 ;
;                |twid_rom:\gen_M4K:sin_3n|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                              ; twid_rom                              ; fft_burst_16x1024_v1 ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ; altera_fft_single_port_rom            ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                 ; altsyncram                            ; work                 ;
;                         |altsyncram_2u44:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2u44:auto_generated                                                  ; altsyncram_2u44                       ; work                 ;
;             |asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A                                                                                                                                                                                  ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                               ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                               ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                     ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                      ; altsyncram_3704                       ; work                 ;
;             |asj_fft_4dp_ram:dat_B|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                                                       ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;             |asj_fft_4dp_ram:dat_C|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C                                                                                                                                                                                                       ; asj_fft_4dp_ram                       ; fft_burst_16x1024_v1 ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ; asj_fft_data_ram                      ; fft_burst_16x1024_v1 ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ; altera_fft_dual_port_ram              ; fft_burst_16x1024_v1 ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                          ; altsyncram                            ; work                 ;
;                         |altsyncram_3704:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated                                           ; altsyncram_3704                       ; work                 ;
;             |asj_fft_bfp_ctrl:bfpc|                                                                                                     ; 3.0 (3.2)            ; 7.1 (3.2)                        ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                                                                       ; asj_fft_bfp_ctrl                      ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|                                     ; -0.3 (-0.3)          ; 3.8 (3.8)                        ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                                                    ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_burst_ctrl:ccc|                                                                                                    ; 106.1 (106.1)        ; 157.6 (157.6)                    ; 53.4 (53.4)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 128 (128)           ; 377 (377)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc                                                                                                                                                                                                      ; asj_fft_burst_ctrl                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                                                    ; 3.7 (3.7)            ; 5.3 (5.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                                      ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:ram_cxb_rd|                                                                                               ; 9.4 (9.4)            ; 9.8 (9.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                 ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_addr:ram_cxb_wr|                                                                                               ; 25.5 (12.2)          ; 27.3 (13.7)                      ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (18)             ; 42 (18)                   ; 0 (0)         ; 322               ; 2     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                                                                 ; asj_fft_cxb_addr                      ; fft_burst_16x1024_v1 ;
;                |altshift_taps:sw_0_arr_rtl_0|                                                                                           ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 34                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0                                                                                                                                                                    ; altshift_taps                         ; work                 ;
;                   |shift_taps_agv:auto_generated|                                                                                       ; 8.3 (4.5)            ; 8.5 (4.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (9)              ; 14 (5)                    ; 0 (0)         ; 34                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated                                                                                                                                      ; shift_taps_agv                        ; work                 ;
;                      |altsyncram_pr91:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 34                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5                                                                                                          ; altsyncram_pr91                       ; work                 ;
;                      |cntr_gjf:cntr1|                                                                                                   ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1                                                                                                                       ; cntr_gjf                              ; work                 ;
;                |altshift_taps:sw_3_arr_rtl_0|                                                                                           ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0                                                                                                                                                                    ; altshift_taps                         ; work                 ;
;                   |shift_taps_0iv:auto_generated|                                                                                       ; 5.0 (3.0)            ; 5.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 10 (4)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated                                                                                                                                      ; shift_taps_0iv                        ; work                 ;
;                      |altsyncram_3v91:altsyncram4|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4                                                                                                          ; altsyncram_3v91                       ; work                 ;
;                      |cntr_ejf:cntr1|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|cntr_ejf:cntr1                                                                                                                       ; cntr_ejf                              ; work                 ;
;             |asj_fft_cxb_data:ram_cxb_wr_data|                                                                                          ; 96.0 (96.0)          ; 99.1 (99.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                            ; asj_fft_cxb_data                      ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                                                ; 96.0 (96.0)          ; 101.5 (101.5)                    ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                  ; asj_fft_cxb_data_r                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                                                       ; 99.8 (99.8)          ; 120.0 (120.0)                    ; 20.3 (20.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 128 (128)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                         ; asj_fft_cxb_data_r                    ; fft_burst_16x1024_v1 ;
;             |asj_fft_dataadgen:rd_adgen|                                                                                                ; 8.5 (8.5)            ; 9.6 (9.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                  ; asj_fft_dataadgen                     ; fft_burst_16x1024_v1 ;
;             |asj_fft_dft_bfp:bfpdft|                                                                                                    ; 518.9 (154.2)        ; 787.4 (250.7)                    ; 268.5 (96.6)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 850 (312)           ; 1517 (504)                ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                                                                      ; asj_fft_dft_bfp                       ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm1|                                                                                        ; 48.2 (12.0)          ; 101.8 (22.9)                     ; 53.6 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 240 (65)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; -0.2 (-0.2)          ; 28.2 (28.2)                      ; 28.4 (28.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 12.1 (0.0)           ; 13.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.1 (0.0)           ; 13.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.1 (12.1)          ; 13.3 (13.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 6.3 (6.3)            ; 11.8 (11.8)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 5.3 (5.3)            ; 12.5 (12.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm2|                                                                                        ; 42.9 (12.7)          ; 104.3 (21.4)                     ; 61.4 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 244 (66)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; 0.1 (0.1)            ; 29.2 (29.2)                      ; 29.1 (29.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 12.2 (0.0)           ; 13.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.2 (0.0)           ; 13.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.2 (12.2)          ; 13.2 (13.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.1 (12.1)          ; 12.8 (12.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 4.1 (4.1)            ; 13.1 (13.1)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 1.8 (1.8)            ; 14.5 (14.5)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm3|                                                                                        ; 47.9 (11.2)          ; 103.5 (21.8)                     ; 55.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 236 (66)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                                                                      ; apn_fft_cmult_cpx2                    ; fft_burst_16x1024_v1 ;
;                   |apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|                                                                      ; 0.0 (0.0)            ; 30.3 (30.3)                      ; 30.3 (30.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                                                                       ; apn_fft_mult_cpx                      ; fft_burst_16x1024_v1 ;
;                   |asj_fft_pround:u0|                                                                                                   ; 12.8 (0.0)           ; 13.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.8 (0.0)           ; 13.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.8 (12.8)          ; 13.1 (13.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_pround:u1|                                                                                                   ; 12.1 (0.0)           ; 13.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                                                                    ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 12.1 (0.0)           ; 13.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                    ; lpm_add_sub                           ; work                 ;
;                         |add_sub_6gj:auto_generated|                                                                                    ; 12.1 (12.1)          ; 13.2 (13.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated                                                                         ; add_sub_6gj                           ; work                 ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 5.0 (5.0)            ; 12.4 (12.4)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 6.8 (6.8)            ; 12.8 (12.8)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                                                               ; asj_fft_tdl                           ; fft_burst_16x1024_v1 ;
;                |asj_fft_bfp_i:\gen_disc:bfp_scale|                                                                                      ; 126.1 (126.1)        ; 128.3 (128.3)                    ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (146)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                                                                    ; asj_fft_bfp_i                         ; fft_burst_16x1024_v1 ;
;                |asj_fft_bfp_o:\gen_disc:bfp_detect|                                                                                     ; 22.4 (22.1)          ; 22.8 (22.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 28 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                                                                   ; asj_fft_bfp_o                         ; fft_burst_16x1024_v1 ;
;                   |asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                                                                           ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                   ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                   ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                        ; add_sub_agj                           ; work                 ;
;             |asj_fft_in_write_sgl:writer|                                                                                               ; 19.7 (19.2)          ; 32.7 (32.1)                      ; 13.0 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (25)             ; 70 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                 ; asj_fft_in_write_sgl                  ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                                             ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                                             ; 140.3 (120.8)        ; 155.1 (134.8)                    ; 14.8 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (153)           ; 320 (283)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                               ; asj_fft_lpp_serial                    ; fft_burst_16x1024_v1 ;
;                |asj_fft_pround:\gen_full_rnd:u0|                                                                                        ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                               ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                               ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                    ; add_sub_agj                           ; work                 ;
;                |asj_fft_pround:\gen_full_rnd:u1|                                                                                        ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                               ; asj_fft_pround                        ; fft_burst_16x1024_v1 ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                               ; lpm_add_sub                           ; work                 ;
;                      |add_sub_agj:auto_generated|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_agj:auto_generated                                                                    ; add_sub_agj                           ; work                 ;
;                |asj_fft_tdl_bit:\gen_burst_val:delay_val|                                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                                                                      ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                                                    ; 6.2 (6.7)            ; 16.3 (9.1)                       ; 10.2 (2.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 34 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                      ; asj_fft_lpprdadgen                    ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_bit_rst:delay_en|                                                                                           ; -0.2 (-0.2)          ; 2.3 (2.3)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                         ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;                |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                                                     ; -0.3 (-0.3)          ; 5.0 (5.0)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                   ; asj_fft_tdl_rst                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_m_k_counter:ctrl|                                                                                                  ; 18.9 (18.9)          ; 21.4 (21.4)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                    ; asj_fft_m_k_counter                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_blk_done|                                                                                            ; -4.5 (-4.5)          ; 10.2 (10.2)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                                                                              ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_next_block|                                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_next_block                                                                                                                                                                                            ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit:delay_sel_anb|                                                                                             ; -0.3 (-0.3)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb                                                                                                                                                                                               ; asj_fft_tdl_bit                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit_rst:delay_sop|                                                                                             ; -0.8 (-0.8)          ; 2.3 (2.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                                                               ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_tdl_bit_rst:delay_swd|                                                                                             ; 0.3 (0.3)            ; 4.8 (4.8)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                                                                                               ; asj_fft_tdl_bit_rst                   ; fft_burst_16x1024_v1 ;
;             |asj_fft_twadgen:twid_factors|                                                                                              ; 8.9 (4.6)            ; 13.7 (9.5)                       ; 4.8 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (8)              ; 22 (16)                   ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                ; asj_fft_twadgen                       ; fft_burst_16x1024_v1 ;
;                |altshift_taps:twad_temp_rtl_0|                                                                                          ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0                                                                                                                                                                  ; altshift_taps                         ; work                 ;
;                   |shift_taps_uev:auto_generated|                                                                                       ; 4.2 (2.5)            ; 4.2 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated                                                                                                                                    ; shift_taps_uev                        ; work                 ;
;                      |altsyncram_to91:altsyncram4|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|altsyncram_to91:altsyncram4                                                                                                        ; altsyncram_to91                       ; work                 ;
;                      |cntr_uhf:cntr1|                                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|cntr_uhf:cntr1                                                                                                                     ; cntr_uhf                              ; work                 ;
;             |asj_fft_wrengen:sel_we|                                                                                                    ; 6.3 (6.3)            ; 8.8 (8.8)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                      ; asj_fft_wrengen                       ; fft_burst_16x1024_v1 ;
;             |asj_fft_wrswgen:get_wr_swtiches|                                                                                           ; 11.8 (3.9)           ; 19.0 (11.0)                      ; 7.3 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (8)              ; 32 (20)                   ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                                                                             ; asj_fft_wrswgen                       ; fft_burst_16x1024_v1 ;
;                |altshift_taps:swd_rtl_0|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0                                                                                                                                                                     ; altshift_taps                         ; work                 ;
;                   |shift_taps_bgv:auto_generated|                                                                                       ; 7.8 (4.0)            ; 8.0 (4.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (8)              ; 12 (5)                    ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated                                                                                                                                       ; shift_taps_bgv                        ; work                 ;
;                      |altsyncram_rr91:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5                                                                                                           ; altsyncram_rr91                       ; work                 ;
;                      |cntr_hjf:cntr1|                                                                                                   ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1                                                                                                                        ; cntr_hjf                              ; work                 ;
;             |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                                                      ; 2.2 (2.2)            ; 3.7 (3.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                        ; auk_dspip_avalon_streaming_controller ; fft_burst_16x1024_v1 ;
;             |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                                                   ; 39.3 (28.4)          ; 49.6 (36.4)                      ; 10.3 (8.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (54)             ; 71 (55)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                     ; auk_dspip_avalon_streaming_sink       ; fft_burst_16x1024_v1 ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                                ; 10.9 (0.0)           ; 13.2 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 16 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                             ; scfifo                                ; work                 ;
;                   |scfifo_b9p1:auto_generated|                                                                                          ; 10.9 (0.8)           ; 13.2 (1.5)                       ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 16 (1)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated                                                                                                  ; scfifo_b9p1                           ; work                 ;
;                      |a_dpfifo_vie1:dpfifo|                                                                                             ; 10.2 (6.2)           ; 11.7 (7.7)                       ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 15 (7)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo                                                                             ; a_dpfifo_vie1                         ; work                 ;
;                         |altsyncram_6fp1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram                                                     ; altsyncram_6fp1                       ; work                 ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_fgb:rd_ptr_msb                                                         ; cntr_fgb                              ; work                 ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_ggb:wr_ptr                                                             ; cntr_ggb                              ; work                 ;
;                         |cntr_sg7:usedw_counter|                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|cntr_sg7:usedw_counter                                                      ; cntr_sg7                              ; work                 ;
;             |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                                               ; 20.2 (20.2)          ; 37.0 (37.0)                      ; 17.1 (17.1)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 18 (18)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                 ; auk_dspip_avalon_streaming_source     ; fft_burst_16x1024_v1 ;
;    |ROM_RAWDATA:inst2|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2                                                                                                                                                                                                                                                                                                                          ; ROM_RAWDATA                           ; work                 ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                            ; work                 ;
;          |altsyncram_ob24:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_ob24                       ; work                 ;
;    |ROM_READER_V2:inst1|                                                                                                                ; 12.3 (12.3)          ; 15.1 (14.3)                      ; 2.8 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 34 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_READER_V2:inst1                                                                                                                                                                                                                                                                                                                        ; ROM_READER_V2                         ; work                 ;
;       |pulse_gen:inst55|                                                                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|ROM_READER_V2:inst1|pulse_gen:inst55                                                                                                                                                                                                                                                                                                       ; pulse_gen                             ; work                 ;
;    |cordic_atan2_v2:inst7|                                                                                                              ; 755.7 (0.0)          ; 754.5 (0.0)                      ; 0.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 1289 (0)            ; 1101 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7                                                                                                                                                                                                                                                                                                                      ; cordic_atan2_v2                       ; cordic_atan2_v2      ;
;       |cordic_atan2_v2_CORDIC_0:cordic_0|                                                                                               ; 755.7 (502.4)        ; 754.5 (502.2)                    ; 0.0 (0.0)                                         ; 1.2 (0.2)                        ; 0.0 (0.0)            ; 1289 (1289)         ; 1101 (182)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0                                                                                                                                                                                                                                                                                    ; cordic_atan2_v2_CORDIC_0              ; cordic_atan2_v2      ;
;          |dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1|                                                                     ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_14_uid264_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1|                                                                     ; 5.6 (5.6)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1|                                                                     ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_13_uid247_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1|                                                                     ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_12_uid231_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1|                                                                     ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_12_uid230_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1|                                                                     ; 6.1 (6.1)            ; 6.5 (6.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_11_uid214_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1|                                                                     ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_11_uid213_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1|                                   ; 1.2 (1.2)            ; 2.4 (2.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1                                                                                                                                                                                         ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1|                                                                     ; 6.3 (6.3)            ; 6.4 (6.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1|                                                                     ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_10_uid196_vecTranslateTest_b_1                                                                                                                                                                                                                           ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1|                                                                      ; 6.6 (6.6)            ; 7.5 (7.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1|                                                                      ; 8.3 (8.3)            ; 8.4 (8.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xip1_9_uid179_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1|                                                                      ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_8_uid163_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1|                                                                      ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_8_uid162_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1|                                                      ; 3.7 (3.7)            ; 4.1 (4.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1|                                                                      ; 10.3 (10.3)          ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_yip1_7_uid146_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1|                                                                      ; 12.9 (12.9)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|                                                                      ; 8.3 (8.3)            ; 8.4 (8.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1|                                                                      ; 13.0 (13.0)          ; 14.0 (14.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|                                                                      ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1|                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|                                                                       ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1|                                                             ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_outMagPreCstMult_uid338_vecTranslateTest_b_1                                                                                                                                                                                                                   ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1|                                                                       ; 6.2 (6.2)            ; 6.1 (6.1)                        ; 0.4 (0.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1|                                                                       ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1|                                                                       ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist46_xip1_2_uid48_vecTranslateTest_b_1                                                                                                                                                                                                                             ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1|                                                                         ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist50_absY_uid14_vecTranslateTest_b_1                                                                                                                                                                                                                               ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1|                                                                         ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1                                                                                                                                                                                                                               ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1|                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1                                                                                                                                                                                                                       ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1|                                                                      ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_15_uid281_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;          |dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1|                                                                      ; 5.3 (5.3)            ; 5.6 (5.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_14_uid265_vecTranslateTest_b_1                                                                                                                                                                                                                            ; dspba_delay                           ; cordic_atan2_v2      ;
;    |pzdyqx:nabboc|                                                                                                                      ; 60.0 (0.0)           ; 71.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                ; work                 ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 60.0 (6.5)           ; 71.0 (7.5)                       ; 11.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 75 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                           ; work                 ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.8 (11.5)          ; 34.0 (15.5)                      ; 6.2 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                              ; work                 ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.3 (16.3)          ; 18.5 (18.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                              ; work                 ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                              ; work                 ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.2 (11.2)          ; 15.0 (15.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                              ; work                 ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                              ; work                 ;
;    |shift_reg1bit:inst3|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst3                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |shift_reg1bit:inst4|                                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst4                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |shift_reg1bit:inst5|                                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|shift_reg1bit:inst5                                                                                                                                                                                                                                                                                                                        ; shift_reg1bit                         ; work                 ;
;    |sld_hub:auto_hub|                                                                                                                   ; 51.5 (0.5)           ; 70.5 (0.5)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld           ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 51.0 (0.0)           ; 70.0 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld           ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 51.0 (0.0)           ; 70.0 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab          ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 51.0 (0.3)           ; 70.0 (2.5)                       ; 19.0 (2.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (1)              ; 85 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab          ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 50.7 (0.0)           ; 67.5 (0.0)                       ; 16.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab          ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 50.7 (31.9)          ; 67.5 (45.1)                      ; 16.8 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (56)             ; 80 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work                 ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.0 (9.0)            ; 9.9 (9.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work                 ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.8 (9.8)            ; 12.5 (12.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fft_atan2_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; rom_out[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[10]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[11]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[12]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[13]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[14]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rom_out[15]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_imag[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_real[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[0]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[1]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[2]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[3]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[4]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[5]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[6]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[7]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[8]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[9]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[10]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[11]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[12]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[13]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mag[14]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[0]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[1]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[2]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[3]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[4]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[5]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[6]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[7]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[8]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[9]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[10]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[11]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[12]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[13]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[14]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; rad[15]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sink_sop_out     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sink_eop_out     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sink_valid_out   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_sop_out   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_eop_out   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; source_valid_out ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLK              ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RESET            ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; trigger_in       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK                                                                                                                                                                                                                                                ;                   ;         ;
; RESET                                                                                                                                                                                                                                              ;                   ;         ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[6][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[6][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[6][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[4]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[2][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_i_d                                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[9]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[5][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[5][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[5][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[3]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[8]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[4][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[4][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[4][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[2]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[4][0]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[4][1]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][1][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[1][0][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][1][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[3][0][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][1][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[2][0][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[1][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[7]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[3][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[3][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[3][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[1]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[1]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[6]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[3][0]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[3][1]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[6]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[2][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[2][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[2][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[0]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wc_vec[3]                                                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][1][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][14]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][13]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][12]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][11]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[5]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][10]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][9]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[2][0]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][8]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[15]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[2][1]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][6]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][5]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][4]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][3]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][2]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][1]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][0]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][0][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][14]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][13]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][12]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][11]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][10]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][9]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][8]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][7]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][6]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][5]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][4]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][3]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][2]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][1]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][0]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][0][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[5]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[1][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[1][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[1][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wc_vec[2]                                                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[3]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[4]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[1][0]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[1][1]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[6][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][14]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][13]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][12]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][11]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][10]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][9]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][8]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][7]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][6]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][5]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][4]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][3]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][2]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][1]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][1][0]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[1][0][15]                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][16]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][15]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][14]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[4]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[0][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[0][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[0][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wc_vec[1]                                                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_c_en_vec[2]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[0][0]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd|tdl_arr[0][1]                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[5][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[3]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[4][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][13]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[0]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[1]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[2]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[3][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[2]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[3]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[4]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[5]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[6]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[7]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[8]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[9]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[10]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[11]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[12]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[13]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[14]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_i[15]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[0]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[1]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[2]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[3]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[4]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[5]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[6]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[7]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[8]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[9]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[1]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[2][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[10]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[11]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[12]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[13]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[14]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wren[3]                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wren[2]                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wren[1]                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[7]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[6]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[5]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[4]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[3]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[2]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[1]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[0]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_in_r[15]                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|wren[0]                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|disable_wr                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|rdy_for_next_block                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|next_pass_i                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd|tdl_arr[0]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[1][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en|tdl_arr[4]                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk|tdl_arr[0] ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[4]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[7]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[8]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|master_sink_ena                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en|tdl_arr[3]                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[11][0]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[11][1]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[11][2]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[3]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en|tdl_arr[2]                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][1][7]                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[10][0]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[10][1]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[10][2]                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][0][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][0]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][1]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][2]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][3]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][4]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][5]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][6]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][7]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][8]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][9]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][10]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][11]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][12]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][13]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][14]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|reg_no_twiddle[0][1][15]                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[2]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[0]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[1]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[2]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[3]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[4]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[5]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[6]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[7]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[8]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[9]                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[10]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[11]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[12]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[13]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[14]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_real_o[15]                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en|tdl_arr[1]                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][17]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][5]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][6]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][7]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][8]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][9]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][10]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][11]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st2[0][0][12]                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[8]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[9][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[14]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[13]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[12]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[11]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[10]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[9]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[8]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[7]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[6]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[5]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[4]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[3]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[2]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[1]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_real_in[0]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[15]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[14]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[13]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[12]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[11]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[10]                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[9]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[8]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[7]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[6]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[5]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[4]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[3]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[2]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[1]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|core_imag_in[0]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[15]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[7]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[9][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[14]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[13]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[12]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[11]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[10]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[9]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[8]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[7]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[6]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[5]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[4]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[3]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[2]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[1]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_imag_in_reg[0]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[15]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[14]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[13]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[12]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[11]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[10]                                                                                                         ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[9]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[8]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[7]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[6]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[5]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[4]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[3]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[2]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[1]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_real_in_reg[0]                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[6]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[9][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[5]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[1]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en|tdl_arr[0]                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[8][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[8][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[8][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_rdy_vec[0]                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[6]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|en_i                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[7][0]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[7][1]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|p_tdl[7][2]                                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop|tdl_arr[5]                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[9]          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][0]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][1]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][2]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][3]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[3][0][4]                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[7]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[5]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[4]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[3]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[9]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[6]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[2]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[8]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[1]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[0]                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|sink_in_work                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                   ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_dirn_held_o2                                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_dirn_held                                                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_val_i                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|lpp_c_i                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|blk_done_int                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_b[0]                                                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|sel_anb_addr                                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|anb                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.ENABLE                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|master_source_ena~0                                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|data_imag_o[0]~0                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.LPP_OUTPUT_RDY~0                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.LPP_DONE~0                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.START_LPP~0                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.START_LPP~1                                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT~0                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.FFT_PROCESS_A~0                                                                                                   ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.WAIT_FOR_INPUT~2                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.EARLY_DONE~0                                                                                                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.DONE_WRITING~0                                                                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.WAIT_FOR_INPUT~5                                                                                                  ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p~0                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p[0]~1                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p~2                                                                                                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.WRITE_INPUT~0                                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state~8                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|counter_i~0                                                                                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|count[0]~0                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|cnt_k~0                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[0]~0                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state.IDLE~0                                                                                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k_state.HOLD~0                                                                                      ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_ram_data_out[1][3]~0                                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state.ENABLE~2                                                                                     ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[12]~0                                                                                                        ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state.WAIT_LAT~0                                                                                   ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we|wc_state.IDLE~0                                                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~0                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~1                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~2                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~3                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~4                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~5                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~6                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~7                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~8                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~9                                                                                                               ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~10                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~11                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~12                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~13                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~14                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~15                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~16                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~17                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~18                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~19                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~20                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~21                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~22                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~23                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~24                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~25                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~26                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~27                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~28                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~29                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~30                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~31                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~32                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~33                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~34                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~35                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~36                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~37                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~38                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~39                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~40                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~41                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~42                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~43                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data~44                                                                                                              ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last~0                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last[0]~1                                                                                          ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last~2                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last~3                                                                                             ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.SLBI~0                                                       ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.DISABLE~0                                                    ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd~8                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.BLOCK_READY~1                                                ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~0                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~1                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~2                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~3                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~4                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~5                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~6                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~7                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~8                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~9                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~10                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~11                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~12                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~13                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~14                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~15                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~16                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~17                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~18                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~19                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~20                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~21                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~22                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~23                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~24                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|ram_a_not_b_vec~25                                                                                                           ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s2_cur.IDLE~0                                                                                                            ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|tdl_arr[0]~0                 ; 1                 ; 0       ;
;      - FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd.IDLE~0                                                       ; 1                 ; 0       ;
; trigger_in                                                                                                                                                                                                                                         ;                   ;         ;
;      - ROM_READER_V2:inst1|trigger_in_sync~feeder                                                                                                                                                                                                  ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                        ; PIN_M16              ; 4759    ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last[0]~1                                                                                                                                                                                                         ; LABCELL_X30_Y6_N51   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last[1]                                                                                                                                                                                                           ; FF_X30_Y6_N20        ; 98      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|slb_last[2]                                                                                                                                                                                                           ; FF_X30_Y6_N44        ; 104     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1|cout_actual                                                                                                                           ; LABCELL_X13_Y10_N24  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen|sw[0]                                                                                                                                                                                                            ; FF_X19_Y9_N14        ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[3][14]~1                                                                                                                                                               ; LABCELL_X33_Y10_N48  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|slb_i[3]~0                                                                                                                                                                        ; LABCELL_X22_Y4_N39   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|count[0]~0                                                                                                                                                                                                      ; MLABCELL_X25_Y12_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|counter_i~0                                                                                                                                                                                                     ; MLABCELL_X25_Y12_N15 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|sign_sel[0]                                                                                                                                                                                   ; FF_X14_Y11_N29       ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                                                                                                                                            ; LABCELL_X15_Y8_N48   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|cnt_k~0                                                                                                                                                                                                            ; LABCELL_X21_Y9_N24   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|k[0]~0                                                                                                                                                                                                             ; LABCELL_X21_Y9_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl|p[0]~1                                                                                                                                                                                                             ; LABCELL_X22_Y9_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1|cout_actual                                                                                                                            ; MLABCELL_X19_Y2_N51  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Equal2~0                                                                                                                                                                            ; LABCELL_X21_Y8_N6    ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                                                                         ; LABCELL_X23_Y8_N6    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[8]~0                                                                                                                                                                          ; MLABCELL_X37_Y5_N12  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[8]~1                                                                                                                                                                          ; MLABCELL_X37_Y5_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|data_take                                                                                                                                                                           ; LABCELL_X36_Y5_N48   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                                                                        ; LABCELL_X36_Y5_N45   ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|_~2                                                                                         ; LABCELL_X28_Y8_N57   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|_~4                                                                                         ; LABCELL_X23_Y8_N24   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                                                                                                                    ; LABCELL_X23_Y8_N9    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                                                                          ; LABCELL_X22_Y14_N6   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|stall_controller_comb~0                                                                                                                                                         ; LABCELL_X22_Y12_N45  ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                                                                   ; LABCELL_X22_Y8_N54   ; 3397    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_count_sig[4]~0                                                                                                                                                                                                                         ; LABCELL_X23_Y12_N48  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|data_count_sig[9]~1                                                                                                                                                                                                                         ; LABCELL_X23_Y12_N42  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_dirn_held_o2                                                                                                                                                                                                                            ; FF_X17_Y12_N14       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|fft_s1_cur.WAIT_FOR_INPUT~2                                                                                                                                                                                                                 ; LABCELL_X22_Y9_N0    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|lpp_ram_data_out[1][3]~0                                                                                                                                                                                                                    ; LABCELL_X15_Y8_N3    ; 128     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|master_source_ena~0                                                                                                                                                                                                                         ; LABCELL_X17_Y12_N57  ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|rdaddress_c_bus[12]~0                                                                                                                                                                                                                       ; LABCELL_X15_Y8_N39   ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|sel_anb_addr                                                                                                                                                                                                                                ; FF_X15_Y10_N35       ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wc_vec[3]                                                                                                                                                                                                                                   ; FF_X15_Y8_N23        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_a[0]                                                                                                                                                                                                                                   ; FF_X25_Y13_N58       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_a[1]                                                                                                                                                                                                                                   ; FF_X25_Y13_N1        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_a[2]                                                                                                                                                                                                                                   ; FF_X25_Y13_N7        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_a[3]                                                                                                                                                                                                                                   ; FF_X25_Y13_N25       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|wren_b[0]                                                                                                                                                                                                                                   ; FF_X25_Y13_N14       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|source_imag[15]                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y13_N54  ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|source_real[15]                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y13_N18  ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RESET                                                                                                                                                                                                                                                                                                                                                      ; PIN_N16              ; 919     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; RESET                                                                                                                                                                                                                                                                                                                                                      ; PIN_N16              ; 1705    ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ROM_READER_V2:inst1|Equal1~2                                                                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y5_N27   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ROM_READER_V2:inst1|cnt_ena_ff                                                                                                                                                                                                                                                                                                                             ; FF_X38_Y5_N2         ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM_READER_V2:inst1|cnt_ena_ffd                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y4_N40        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3        ; 112     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1|delay_signals[0][27]                                                                                                                                                                                                                       ; FF_X19_Y22_N38       ; 86      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1|delay_signals[0][23]                                                                                                                                                                                                                       ; FF_X23_Y20_N56       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1|delay_signals[0][20]                                                                                                                                                                                                                        ; FF_X19_Y19_N50       ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1|delay_signals[0][18]                                                                                                                                                                                                                        ; FF_X19_Y18_N53       ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1|delay_signals[0][17]                                                                                                                                                                                                                        ; FF_X17_Y15_N56       ; 54      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|yip1E_1_uid24_vecTranslateTest_o[16]                                                                                                                                                                                                                                                               ; FF_X18_Y15_N50       ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                        ; LABCELL_X10_Y22_N48  ; 20      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                        ; FF_X17_Y28_N56       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                        ; FF_X15_Y28_N26       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                        ; FF_X17_Y28_N38       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                        ; FF_X14_Y26_N59       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                        ; FF_X14_Y26_N38       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                        ; FF_X11_Y25_N8        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                        ; FF_X11_Y25_N14       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                        ; FF_X11_Y23_N11       ; 21      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X11_Y22_N32       ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                           ; LABCELL_X17_Y28_N54  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y1_N42    ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y1_N51    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                      ; FF_X3_Y3_N56         ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                     ; FF_X3_Y3_N29         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y1_N48    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y1_N45    ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y3_N54   ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y3_N3     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y1_N21    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y3_N17         ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X1_Y4_N39    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y4_N24    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y3_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y4_N15    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; MLABCELL_X6_Y2_N9    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0              ; LABCELL_X4_Y2_N57    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y4_N54    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X2_Y3_N51    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X1_Y3_N12    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y2_N26         ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y4_N5          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y4_N27    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X4_Y2_N50         ; 23      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y3_N24    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; CLK   ; PIN_M16  ; 4759    ; Global Clock         ; GCLK10           ; --                        ;
; RESET ; PIN_N16  ; 1705    ; Global Clock         ; GCLK8            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled~0 ; 3401    ;
; RESET~input                                                                                                                                                                              ; 918     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------+---------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                         ; Location                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------+---------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_1n1024cos.hex ; M10K_X20_Y10_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_2n1024cos.hex ; M10K_X20_Y11_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tt44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_3n1024cos.hex ; M10K_X20_Y7_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 2           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_1n1024sin.hex ; M10K_X20_Y7_N0, M10K_X20_Y10_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_2n1024sin.hex ; M10K_X20_Y10_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2u44:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1           ; 0     ; FFT_Burst_16x1024_v1_fft_ii_0_3n1024sin.hex ; M10K_X20_Y7_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y10_N0                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y8_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y9_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y7_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y6_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y4_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X20_Y6_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X29_Y5_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X12_Y4_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X12_Y5_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X12_Y6_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                                        ; M10K_X12_Y7_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 17           ; 2            ; 17           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 34    ; 17                          ; 2                           ; 17                          ; 2                           ; 34                  ; 1           ; 0     ; None                                        ; M10K_X12_Y10_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_0iv:auto_generated|altsyncram_3v91:altsyncram4|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 18           ; 16           ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 288   ; 16                          ; 18                          ; 16                          ; 18                          ; 288                 ; 1           ; 0     ; None                                        ; M10K_X20_Y5_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_uev:auto_generated|altsyncram_to91:altsyncram4|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 6            ; 8            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 8                           ; 6                           ; 8                           ; 6                           ; 48                  ; 1           ; 0     ; None                                        ; M10K_X20_Y9_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 18           ; 2            ; 18           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 36    ; 18                          ; 2                           ; 18                          ; 2                           ; 36                  ; 1           ; 0     ; None                                        ; M10K_X20_Y2_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 34           ; 8            ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 272   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                                        ; M10K_X20_Y8_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_ob24:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; ROM              ; Single Clock ; 1024         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16384 ; 1024                        ; 16                          ; --                          ; --                          ; 16384               ; 2           ; 0     ; ./rawdata.hex                               ; M10K_X39_Y3_N0, M10K_X39_Y4_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------------------+---------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Sum of two 18x18              ; 6           ;
; Total number of DSP blocks    ; 6           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 12          ;
+-------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                        ; Mode             ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8 ; Sum of two 18x18 ; DSP_X34_Y3_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8 ; Sum of two 18x18 ; DSP_X24_Y9_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~8 ; Sum of two 18x18 ; DSP_X16_Y11_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8 ; Sum of two 18x18 ; DSP_X34_Y5_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8 ; Sum of two 18x18 ; DSP_X24_Y7_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add1~8 ; Sum of two 18x18 ; DSP_X24_Y11_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 8,386 / 217,884 ( 4 % )   ;
; C12 interconnects            ; 51 / 10,080 ( < 1 % )     ;
; C2 interconnects             ; 2,944 / 87,208 ( 3 % )    ;
; C4 interconnects             ; 1,299 / 41,360 ( 3 % )    ;
; DQS bus muxes                ; 0 / 21 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 21 ( 0 % )            ;
; Direct links                 ; 1,066 / 217,884 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )           ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )            ;
; Local interconnects          ; 1,313 / 58,160 ( 2 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 154 / 9,228 ( 2 % )       ;
; R14/C12 interconnect drivers ; 198 / 15,096 ( 1 % )      ;
; R3 interconnects             ; 3,682 / 94,896 ( 4 % )    ;
; R6 interconnects             ; 4,841 / 194,640 ( 2 % )   ;
; Spine clocks                 ; 8 / 180 ( 4 % )           ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 92        ; 0            ; 0            ; 92        ; 92        ; 0            ; 85           ; 0            ; 0            ; 0            ; 0            ; 85           ; 0            ; 0            ; 0            ; 0            ; 85           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 92           ; 92           ; 92           ; 92           ; 92           ; 0         ; 92           ; 92           ; 0         ; 0         ; 92           ; 7            ; 92           ; 92           ; 92           ; 92           ; 7            ; 92           ; 92           ; 92           ; 92           ; 7            ; 92           ; 92           ; 92           ; 92           ; 92           ; 92           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; rom_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rom_out[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_imag[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_real[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mag[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rad[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sink_sop_out        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sink_eop_out        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sink_valid_out      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_sop_out      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_eop_out      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; source_valid_out    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; trigger_in          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; clk                 ; clk                  ; 533.5             ;
; altera_reserved_tck ; altera_reserved_tck  ; 106.1             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.110             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.974             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.961             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.954             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 0.954             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.941             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 0.937             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.930             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.912             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.869             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.856             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.850             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.850             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.814             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.812             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.808             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.807             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.797             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.795             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.794             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.792             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.758             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 0.751             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.735             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.726             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.712             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.712             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.700             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.691             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.655             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.645             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.645             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.640             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.635             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.635             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.629             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.615             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 0.564             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[0][0][15]                                                                                                                                                                                                                    ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|Add0~296                                                                                                                            ; 0.560             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; 0.558             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                ; 0.556             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.522             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                 ; 0.521             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                 ; 0.521             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[7]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_rb[16]                                                                                                                                                                               ; 0.521             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[3]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_rb[16]                                                                                                                                                                               ; 0.521             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                ; 0.515             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                 ; 0.515             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                 ; 0.515             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[0]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_rb[16]                                                                                                                                                                               ; 0.503             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.502             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.502             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; 0.498             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[26]                                                                                                                                                                                              ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ram_block1a26~porta_datain_reg0    ; 0.497             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ia[16]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|output_i[16]                                                                                                                                                                                ; 0.489             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.488             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 0.488             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 0.488             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[22]                                                                                                                                                                                              ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ram_block1a22~porta_datain_reg0    ; 0.486             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[17]                                                                                                                                                                                              ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ram_block1a17~porta_datain_reg0    ; 0.486             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc|a_ram_data_in_bus[27]                                                                                                                                                                                              ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3704:auto_generated|ram_block1a27~porta_datain_reg0    ; 0.481             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ia[15]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|output_i[16]                                                                                                                                                                                ; 0.472             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ia[10]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|output_i[16]                                                                                                                                                                                ; 0.470             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                 ; 0.467             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[4]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ra[16]                                                                                                                                                                               ; 0.467             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.465             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                 ; 0.462             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                 ; 0.462             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][3]                                                                                                                                                                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|butterfly_st1[0][0][3]                                                                                                                                                                                             ; 0.454             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ia[9]                                                                                                                                                                                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|output_i[16]                                                                                                                                                                                ; 0.454             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[7]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ra[16]                                                                                                                                                                               ; 0.453             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[1]                                                                                                                                                                               ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ra[16]                                                                                                                                                                               ; 0.452             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.448             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.448             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.444             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.444             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.444             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|twiddle_data[2][1][2]                                                                                                                                                                                                                     ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx|d_reg[2]~_Duplicate_1                                                                                                               ; 0.441             ;
; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|result_ia[0]                                                                                                                                                                                ; FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|output_i[16]                                                                                                                                                                                ; 0.438             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F23C6 for design "fft_atan2_v2"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 88 pins of 88 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLK~inputCLKENA0 with 5469 fanout uses global clock CLKCTRL_G10
    Info (11162): RESET~inputCLKENA0 with 1929 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    1.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 576 registers into blocks of type DSP block
    Extra Info (176220): Created 192 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 16.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:16
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 6558 megabytes
    Info: Processing ended: Sat Apr 11 23:15:26 2020
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:04:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.fit.smsg.


