INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sources_1/new/FF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sources_1/new/Half_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sources_1/new/SUB_ADD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB_ADD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sources_1/new/sub_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DSD_Labs/3.DSD_Lab3/ALU/ALU.srcs/sim_1/new/tb_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
