
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002107    0.015838    0.007051    2.007051 v A[0] (in)
                                                         A[0] (net)
                      0.015838    0.000000    2.007051 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.018978    0.201693    0.372188    2.379239 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net1 (net)
                      0.201699    0.001456    2.380694 v _6_/D (sky130_fd_sc_hd__and4_1)
     3    0.015583    0.170454    0.572955    2.953650 v _6_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.170454    0.000268    2.953918 v _8_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.012158    0.452050    0.441450    3.395368 ^ _8_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         net6 (net)
                      0.452051    0.000732    3.396100 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034106    0.272301    0.503267    3.899367 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.272301    0.000667    3.900033 ^ P[1] (out)
                                              3.900033   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.900033   data arrival time
---------------------------------------------------------------------------------------------
                                              3.849967   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
