// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_from_mont_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ma_address0,
        ma_ce0,
        ma_q0,
        t_i_address0,
        t_i_ce0,
        t_i_we0,
        t_i_d0,
        t_i_q0,
        t_i_address1,
        t_i_ce1,
        t_i_q1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] ma_address0;
output   ma_ce0;
input  [63:0] ma_q0;
output  [3:0] t_i_address0;
output   t_i_ce0;
output   t_i_we0;
output  [63:0] t_i_d0;
input  [63:0] t_i_q0;
output  [3:0] t_i_address1;
output   t_i_ce1;
input  [63:0] t_i_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] t_i_address0;
reg t_i_ce0;
reg t_i_we0;
reg[63:0] t_i_d0;
reg[3:0] t_i_address1;
reg t_i_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
reg   [63:0] temp_d0;
wire   [63:0] temp_q0;
wire    grp_from_mont_1_Pipeline_1_fu_30_ap_start;
wire    grp_from_mont_1_Pipeline_1_fu_30_ap_done;
wire    grp_from_mont_1_Pipeline_1_fu_30_ap_idle;
wire    grp_from_mont_1_Pipeline_1_fu_30_ap_ready;
wire   [3:0] grp_from_mont_1_Pipeline_1_fu_30_temp_address0;
wire    grp_from_mont_1_Pipeline_1_fu_30_temp_ce0;
wire    grp_from_mont_1_Pipeline_1_fu_30_temp_we0;
wire   [63:0] grp_from_mont_1_Pipeline_1_fu_30_temp_d0;
wire    grp_mp_mul_140_fu_36_ap_start;
wire    grp_mp_mul_140_fu_36_ap_done;
wire    grp_mp_mul_140_fu_36_ap_idle;
wire    grp_mp_mul_140_fu_36_ap_ready;
wire   [3:0] grp_mp_mul_140_fu_36_a_address0;
wire    grp_mp_mul_140_fu_36_a_ce0;
wire   [3:0] grp_mp_mul_140_fu_36_c_address0;
wire    grp_mp_mul_140_fu_36_c_ce0;
wire    grp_mp_mul_140_fu_36_c_we0;
wire   [63:0] grp_mp_mul_140_fu_36_c_d0;
wire    grp_rdc_mont_3_fu_45_ap_start;
wire    grp_rdc_mont_3_fu_45_ap_done;
wire    grp_rdc_mont_3_fu_45_ap_idle;
wire    grp_rdc_mont_3_fu_45_ap_ready;
wire   [3:0] grp_rdc_mont_3_fu_45_ma_address0;
wire    grp_rdc_mont_3_fu_45_ma_ce0;
wire   [3:0] grp_rdc_mont_3_fu_45_R_Z_address0;
wire    grp_rdc_mont_3_fu_45_R_Z_ce0;
wire    grp_rdc_mont_3_fu_45_R_Z_we0;
wire   [63:0] grp_rdc_mont_3_fu_45_R_Z_d0;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_done;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_idle;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_ready;
wire   [3:0] grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address0;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce0;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_we0;
wire   [63:0] grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_d0;
wire   [3:0] grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address1;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce1;
wire   [0:0] grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_borrow_out;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_borrow_out_ap_vld;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_idle;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_ready;
wire   [3:0] grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address0;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce0;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_we0;
wire   [63:0] grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_d0;
wire   [3:0] grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address1;
wire    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce1;
reg    grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_mp_mul_140_fu_36_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_rdc_mont_3_fu_45_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg = 1'b0;
#0 grp_mp_mul_140_fu_36_ap_start_reg = 1'b0;
#0 grp_rdc_mont_3_fu_45_ap_start_reg = 1'b0;
#0 grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg = 1'b0;
#0 grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg = 1'b0;
end

sikep503_kem_enc_hw_fpsqr503_mont_1_temp_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0)
);

sikep503_kem_enc_hw_from_mont_1_Pipeline_1 grp_from_mont_1_Pipeline_1_fu_30(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_from_mont_1_Pipeline_1_fu_30_ap_start),
    .ap_done(grp_from_mont_1_Pipeline_1_fu_30_ap_done),
    .ap_idle(grp_from_mont_1_Pipeline_1_fu_30_ap_idle),
    .ap_ready(grp_from_mont_1_Pipeline_1_fu_30_ap_ready),
    .temp_address0(grp_from_mont_1_Pipeline_1_fu_30_temp_address0),
    .temp_ce0(grp_from_mont_1_Pipeline_1_fu_30_temp_ce0),
    .temp_we0(grp_from_mont_1_Pipeline_1_fu_30_temp_we0),
    .temp_d0(grp_from_mont_1_Pipeline_1_fu_30_temp_d0)
);

sikep503_kem_enc_hw_mp_mul_140 grp_mp_mul_140_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_140_fu_36_ap_start),
    .ap_done(grp_mp_mul_140_fu_36_ap_done),
    .ap_idle(grp_mp_mul_140_fu_36_ap_idle),
    .ap_ready(grp_mp_mul_140_fu_36_ap_ready),
    .a_address0(grp_mp_mul_140_fu_36_a_address0),
    .a_ce0(grp_mp_mul_140_fu_36_a_ce0),
    .a_q0(ma_q0),
    .c_address0(grp_mp_mul_140_fu_36_c_address0),
    .c_ce0(grp_mp_mul_140_fu_36_c_ce0),
    .c_we0(grp_mp_mul_140_fu_36_c_we0),
    .c_d0(grp_mp_mul_140_fu_36_c_d0)
);

sikep503_kem_enc_hw_rdc_mont_3 grp_rdc_mont_3_fu_45(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_3_fu_45_ap_start),
    .ap_done(grp_rdc_mont_3_fu_45_ap_done),
    .ap_idle(grp_rdc_mont_3_fu_45_ap_idle),
    .ap_ready(grp_rdc_mont_3_fu_45_ap_ready),
    .ma_address0(grp_rdc_mont_3_fu_45_ma_address0),
    .ma_ce0(grp_rdc_mont_3_fu_45_ma_ce0),
    .ma_q0(temp_q0),
    .R_Z_address0(grp_rdc_mont_3_fu_45_R_Z_address0),
    .R_Z_ce0(grp_rdc_mont_3_fu_45_R_Z_ce0),
    .R_Z_we0(grp_rdc_mont_3_fu_45_R_Z_we0),
    .R_Z_d0(grp_rdc_mont_3_fu_45_R_Z_d0),
    .R_Z_q0(t_i_q0)
);

sikep503_kem_enc_hw_from_mont_1_Pipeline_VITIS_LOOP_91_1 grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start),
    .ap_done(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_done),
    .ap_idle(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_idle),
    .ap_ready(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_ready),
    .t_i_address0(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address0),
    .t_i_ce0(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce0),
    .t_i_we0(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_we0),
    .t_i_d0(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_d0),
    .t_i_address1(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address1),
    .t_i_ce1(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce1),
    .t_i_q1(t_i_q1),
    .borrow_out(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_borrow_out),
    .borrow_out_ap_vld(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_borrow_out_ap_vld)
);

sikep503_kem_enc_hw_from_mont_1_Pipeline_VITIS_LOOP_97_2 grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start),
    .ap_done(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done),
    .ap_idle(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_idle),
    .ap_ready(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_ready),
    .t_i_address0(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address0),
    .t_i_ce0(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce0),
    .t_i_we0(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_we0),
    .t_i_d0(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_d0),
    .t_i_address1(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address1),
    .t_i_ce1(grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce1),
    .t_i_q1(t_i_q1),
    .sext_ln89(grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_borrow_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg <= 1'b1;
        end else if ((grp_from_mont_1_Pipeline_1_fu_30_ap_ready == 1'b1)) begin
            grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_ready == 1'b1)) begin
            grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg <= 1'b1;
        end else if ((grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_ready == 1'b1)) begin
            grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_140_fu_36_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_mp_mul_140_fu_36_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_140_fu_36_ap_ready == 1'b1)) begin
            grp_mp_mul_140_fu_36_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_3_fu_45_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_rdc_mont_3_fu_45_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_3_fu_45_ap_ready == 1'b1)) begin
            grp_rdc_mont_3_fu_45_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_from_mont_1_Pipeline_1_fu_30_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_140_fu_36_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_rdc_mont_3_fu_45_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state10) & (grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_address0 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_address0 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_i_address0 = grp_rdc_mont_3_fu_45_R_Z_address0;
    end else begin
        t_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_address1 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_address1 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_address1;
    end else begin
        t_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_ce0 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_ce0 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_i_ce0 = grp_rdc_mont_3_fu_45_R_Z_ce0;
    end else begin
        t_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_ce1 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_ce1 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_ce1;
    end else begin
        t_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_d0 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_d0 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_i_d0 = grp_rdc_mont_3_fu_45_R_Z_d0;
    end else begin
        t_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_i_we0 = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_t_i_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        t_i_we0 = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_t_i_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        t_i_we0 = grp_rdc_mont_3_fu_45_R_Z_we0;
    end else begin
        t_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_address0 = grp_rdc_mont_3_fu_45_ma_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_address0 = grp_mp_mul_140_fu_36_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_address0 = grp_from_mont_1_Pipeline_1_fu_30_temp_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_ce0 = grp_rdc_mont_3_fu_45_ma_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_ce0 = grp_mp_mul_140_fu_36_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_ce0 = grp_from_mont_1_Pipeline_1_fu_30_temp_ce0;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_d0 = grp_mp_mul_140_fu_36_c_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_d0 = grp_from_mont_1_Pipeline_1_fu_30_temp_d0;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_we0 = grp_mp_mul_140_fu_36_c_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_we0 = grp_from_mont_1_Pipeline_1_fu_30_temp_we0;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_from_mont_1_Pipeline_1_fu_30_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_mp_mul_140_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_rdc_mont_3_fu_45_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_from_mont_1_Pipeline_1_fu_30_ap_start = grp_from_mont_1_Pipeline_1_fu_30_ap_start_reg;

assign grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start = grp_from_mont_1_Pipeline_VITIS_LOOP_91_1_fu_54_ap_start_reg;

assign grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start = grp_from_mont_1_Pipeline_VITIS_LOOP_97_2_fu_63_ap_start_reg;

assign grp_mp_mul_140_fu_36_ap_start = grp_mp_mul_140_fu_36_ap_start_reg;

assign grp_rdc_mont_3_fu_45_ap_start = grp_rdc_mont_3_fu_45_ap_start_reg;

assign ma_address0 = grp_mp_mul_140_fu_36_a_address0;

assign ma_ce0 = grp_mp_mul_140_fu_36_a_ce0;

endmodule //sikep503_kem_enc_hw_from_mont_1
