// Seed: 3526755498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    access,
    id_5,
    id_6,
    module_0
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final $display(1, 1, id_1[1], 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(*) id_8 = id_8[1===1];
  logic [7:0] id_11;
  assign id_11 = id_8;
  assign id_9  = id_9;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_9,
      id_10,
      id_6,
      id_5,
      id_3,
      id_9
  );
endmodule
