# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Wall --trace --timing --build -Mdir /home/shaw/fpu/build/obj_dir -top-module testbench /home/shaw/fpu/csrc/sim_main.cpp /home/shaw/fpu/vsrc/LZD_5.v /home/shaw/fpu/vsrc/testbench.v /home/shaw/fpu/vsrc/torecFN.v -CFLAGS -DSIM_TIME=50000000 -DENABLE_WAVEFORM"
S  13896224   271812  1742400913   103621371  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/libexec/verilator_bin"
S      5345   161503  1742400913    74621625  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787   161486  1742400913    75621616  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5256   288289  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench.cpp"
T      3562   288288  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench.h"
T      2084   288302  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench.mk"
T       846   288286  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench__Syms.cpp"
T      1146   288287  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench__Syms.h"
T       308   288298  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench__TraceDecls__0__Slow.cpp"
T     21200   288299  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench__Trace__0.cpp"
T     29964   288297  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      3200   288291  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root.h"
T     18109   288296  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T      9901   288294  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T       902   288295  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T       911   288293  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       740   288292  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench___024root__Slow.cpp"
T       776   288290  1748181748   848913784  1748181748   848913784 "/home/shaw/fpu/build/obj_dir/Vtestbench__pch.h"
T      1343   288307  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench__ver.d"
T         0        0  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench__verFiles.dat"
T      1891   288300  1748181748   849913783  1748181748   849913783 "/home/shaw/fpu/build/obj_dir/Vtestbench_classes.mk"
S      1295   175550  1748180614   818399224  1748180614   814399189 "/home/shaw/fpu/vsrc/LZD_5.v"
S       674   143568  1748181746   494916282  1748181746   488916288 "/home/shaw/fpu/vsrc/testbench.v"
S      2464   143561  1748181033   348644310  1748181033   344644300 "/home/shaw/fpu/vsrc/torecFN.v"
