
General Info

toplevel: AWGNGenerator.vhd
input-output delay is 11 cycles, during which the output would be zero


Ports

clk: clock
reset: set to 0 to make this generator work, set to 1 to reset
sigma: input, 32-bit fixed point
awgn: output, 32-bit fixed point random value