module data_memory(
	input signal_mem_write,signal_mem_read,clk;
	input [17:0] address,
	input [31:0] write_data;
	output reg [31:0] read_data;
);

	reg [31:0] registers[1023:0];
	always @(negedge clk) begin
		if(signal_mem_write) begin
			registers[address] <= write_data;
		end
		if(signal_mem_read) begin
			read_data <= registers[address];
		end
	end
	
	
endmodule
	
