<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HERMESS Signal Pocessing Software: DSI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HERMESS Signal Pocessing Software
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_d_s_i___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_d_s_i___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">DSI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DSI Controller.  
 <a href="struct_d_s_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f779xx_8h_source.html">stm32f779xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a14d0c8200f9e755448932db6f1989429"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a14d0c8200f9e755448932db6f1989429">VR</a></td></tr>
<tr class="separator:a14d0c8200f9e755448932db6f1989429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262acc3b84ac0b3cb74aa20b2d8b267a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a262acc3b84ac0b3cb74aa20b2d8b267a">CR</a></td></tr>
<tr class="separator:a262acc3b84ac0b3cb74aa20b2d8b267a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546272460c0e05034dc76ff249f96d9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a546272460c0e05034dc76ff249f96d9b">CCR</a></td></tr>
<tr class="separator:a546272460c0e05034dc76ff249f96d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfc492ca441aae203676b9fffa86050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9cfc492ca441aae203676b9fffa86050">LVCIDR</a></td></tr>
<tr class="separator:a9cfc492ca441aae203676b9fffa86050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae466893e9bf5dc914a155239c8d1af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8ae466893e9bf5dc914a155239c8d1af">LCOLCR</a></td></tr>
<tr class="separator:a8ae466893e9bf5dc914a155239c8d1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc039a092f38fe2f1508b77ed7587ad8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#adc039a092f38fe2f1508b77ed7587ad8">LPCR</a></td></tr>
<tr class="separator:adc039a092f38fe2f1508b77ed7587ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7915788d26f2243ca58492405cdc1368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a7915788d26f2243ca58492405cdc1368">LPMCR</a></td></tr>
<tr class="separator:a7915788d26f2243ca58492405cdc1368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e76d9e9e35892616073d90ba7a1897c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a2e76d9e9e35892616073d90ba7a1897c">RESERVED0</a> [4]</td></tr>
<tr class="separator:a2e76d9e9e35892616073d90ba7a1897c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae999b30251e47cee8160c84d3d5dd8bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ae999b30251e47cee8160c84d3d5dd8bc">PCR</a></td></tr>
<tr class="separator:ae999b30251e47cee8160c84d3d5dd8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169b680119e30cdc325b01605fe94310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a169b680119e30cdc325b01605fe94310">GVCIDR</a></td></tr>
<tr class="separator:a169b680119e30cdc325b01605fe94310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16afd91423dc280d0a3b32d1d7c13a79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a16afd91423dc280d0a3b32d1d7c13a79">MCR</a></td></tr>
<tr class="separator:a16afd91423dc280d0a3b32d1d7c13a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace060656c730b73f1908aa1f7a25f34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ace060656c730b73f1908aa1f7a25f34f">VMCR</a></td></tr>
<tr class="separator:ace060656c730b73f1908aa1f7a25f34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed40cfeff5c910c88b9c5b41cb904dfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aed40cfeff5c910c88b9c5b41cb904dfe">VPCR</a></td></tr>
<tr class="separator:aed40cfeff5c910c88b9c5b41cb904dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a950d20736350dd2629ab536617950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a86a950d20736350dd2629ab536617950">VCCR</a></td></tr>
<tr class="separator:a86a950d20736350dd2629ab536617950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212a8af98e5ccb3d174bff72794f7d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a212a8af98e5ccb3d174bff72794f7d0d">VNPCR</a></td></tr>
<tr class="separator:a212a8af98e5ccb3d174bff72794f7d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc9061548f4a565ac23c7ff0b0a300a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6fc9061548f4a565ac23c7ff0b0a300a">VHSACR</a></td></tr>
<tr class="separator:a6fc9061548f4a565ac23c7ff0b0a300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bef153516c9848866a60183858a5a9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9bef153516c9848866a60183858a5a9f">VHBPCR</a></td></tr>
<tr class="separator:a9bef153516c9848866a60183858a5a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb40854222d8ebe5a16270d778f8a4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a0eb40854222d8ebe5a16270d778f8a4b">VLCR</a></td></tr>
<tr class="separator:a0eb40854222d8ebe5a16270d778f8a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f1cd615e2b20b65c956ab29e145940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a81f1cd615e2b20b65c956ab29e145940">VVSACR</a></td></tr>
<tr class="separator:a81f1cd615e2b20b65c956ab29e145940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5253113fd3fab813950ee162b361fb96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5253113fd3fab813950ee162b361fb96">VVBPCR</a></td></tr>
<tr class="separator:a5253113fd3fab813950ee162b361fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d37ef1141e3458587cf38a3c26632cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8d37ef1141e3458587cf38a3c26632cf">VVFPCR</a></td></tr>
<tr class="separator:a8d37ef1141e3458587cf38a3c26632cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21602d6699d15c1120c1aa0f89b03ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ae21602d6699d15c1120c1aa0f89b03ac">VVACR</a></td></tr>
<tr class="separator:ae21602d6699d15c1120c1aa0f89b03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f95808f9b8ec6cd76f0f1ee4a9988c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a14f95808f9b8ec6cd76f0f1ee4a9988c">LCCR</a></td></tr>
<tr class="separator:a14f95808f9b8ec6cd76f0f1ee4a9988c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6163bfd00e1af76f1c164ff257f48b53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6163bfd00e1af76f1c164ff257f48b53">CMCR</a></td></tr>
<tr class="separator:a6163bfd00e1af76f1c164ff257f48b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1fae467139c1b5dea7f0b78ebf434f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ade1fae467139c1b5dea7f0b78ebf434f">GHCR</a></td></tr>
<tr class="separator:ade1fae467139c1b5dea7f0b78ebf434f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e3cc55e018151de82d82ce9f17104d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa4e3cc55e018151de82d82ce9f17104d">GPDR</a></td></tr>
<tr class="separator:aa4e3cc55e018151de82d82ce9f17104d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65bdb63f5ce879822120ec6b3d06276"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ac65bdb63f5ce879822120ec6b3d06276">GPSR</a></td></tr>
<tr class="separator:ac65bdb63f5ce879822120ec6b3d06276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c5f8a019980a00e255503a6a0e3fbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad0c5f8a019980a00e255503a6a0e3fbb">TCCR</a> [6]</td></tr>
<tr class="separator:ad0c5f8a019980a00e255503a6a0e3fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d2907c48d32466e1a36dc33302f6b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a08d2907c48d32466e1a36dc33302f6b3">TDCR</a></td></tr>
<tr class="separator:a08d2907c48d32466e1a36dc33302f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb61549cc4a87f9fa029514b42c35969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#acb61549cc4a87f9fa029514b42c35969">CLCR</a></td></tr>
<tr class="separator:acb61549cc4a87f9fa029514b42c35969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d117ddb888209f216c90e9c4e041d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a556d117ddb888209f216c90e9c4e041d">CLTCR</a></td></tr>
<tr class="separator:a556d117ddb888209f216c90e9c4e041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23101a85e8d89cb584784906f35ad04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa23101a85e8d89cb584784906f35ad04">DLTCR</a></td></tr>
<tr class="separator:aa23101a85e8d89cb584784906f35ad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4688ee208f8280c732727d49b62611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#abc4688ee208f8280c732727d49b62611">PCTLR</a></td></tr>
<tr class="separator:abc4688ee208f8280c732727d49b62611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62713bcfd4a7661078deae2cb9bd1e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ab62713bcfd4a7661078deae2cb9bd1e1">PCONFR</a></td></tr>
<tr class="separator:ab62713bcfd4a7661078deae2cb9bd1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502c59e6322064b816a166c5dcafb6db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a502c59e6322064b816a166c5dcafb6db">PUCR</a></td></tr>
<tr class="separator:a502c59e6322064b816a166c5dcafb6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d06150900c0b0da41ec9bc9991f8f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a60d06150900c0b0da41ec9bc9991f8f7">PTTCR</a></td></tr>
<tr class="separator:a60d06150900c0b0da41ec9bc9991f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb4554f2eb7082207a5262488fb1f14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a7cb4554f2eb7082207a5262488fb1f14">PSR</a></td></tr>
<tr class="separator:a7cb4554f2eb7082207a5262488fb1f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af300c8a0d9f94a727ea7a2dece3e80bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#af300c8a0d9f94a727ea7a2dece3e80bd">RESERVED1</a> [2]</td></tr>
<tr class="separator:af300c8a0d9f94a727ea7a2dece3e80bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c021cd09aebb6654fe2fe7ef1ba6ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a00c021cd09aebb6654fe2fe7ef1ba6ad">ISR</a> [2]</td></tr>
<tr class="separator:a00c021cd09aebb6654fe2fe7ef1ba6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102feaa8569a7f0e91ebce8287869798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a102feaa8569a7f0e91ebce8287869798">IER</a> [2]</td></tr>
<tr class="separator:a102feaa8569a7f0e91ebce8287869798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562c2953809bf50406dc81cd0a8f9c63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a562c2953809bf50406dc81cd0a8f9c63">RESERVED2</a> [3]</td></tr>
<tr class="separator:a562c2953809bf50406dc81cd0a8f9c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273d030567a02d4603ed0488b97dfb10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a273d030567a02d4603ed0488b97dfb10">FIR</a> [2]</td></tr>
<tr class="separator:a273d030567a02d4603ed0488b97dfb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef48d65952d9f44e1f40bc03f06d19"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#af8ef48d65952d9f44e1f40bc03f06d19">RESERVED3</a> [8]</td></tr>
<tr class="separator:af8ef48d65952d9f44e1f40bc03f06d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd4f0b666b2241456004349d352ffd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9bd4f0b666b2241456004349d352ffd8">VSCR</a></td></tr>
<tr class="separator:a9bd4f0b666b2241456004349d352ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38be26af26517aa49eb81b5e03f84ef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad38be26af26517aa49eb81b5e03f84ef">RESERVED4</a> [2]</td></tr>
<tr class="separator:ad38be26af26517aa49eb81b5e03f84ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae069ab85d8e2a118bbe98d680ae8107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aae069ab85d8e2a118bbe98d680ae8107">LCVCIDR</a></td></tr>
<tr class="separator:aae069ab85d8e2a118bbe98d680ae8107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dd36e65ae351cf6d85e085d89ddd01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a65dd36e65ae351cf6d85e085d89ddd01">LCCCR</a></td></tr>
<tr class="separator:a65dd36e65ae351cf6d85e085d89ddd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c7a3c22e3d4c1b1ca1a3f716022f77"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a81c7a3c22e3d4c1b1ca1a3f716022f77">RESERVED5</a></td></tr>
<tr class="separator:a81c7a3c22e3d4c1b1ca1a3f716022f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0607e856fb7c562cb46a77cbe95a91f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa0607e856fb7c562cb46a77cbe95a91f">LPMCCR</a></td></tr>
<tr class="separator:aa0607e856fb7c562cb46a77cbe95a91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069069128b736f7b5e32330bbce3c176"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a069069128b736f7b5e32330bbce3c176">RESERVED6</a> [7]</td></tr>
<tr class="separator:a069069128b736f7b5e32330bbce3c176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58821ef82e176fb46dc2bbcb06f0fd83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a58821ef82e176fb46dc2bbcb06f0fd83">VMCCR</a></td></tr>
<tr class="separator:a58821ef82e176fb46dc2bbcb06f0fd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6fe795507fbce1c3b4b1c9d6ed5524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#afb6fe795507fbce1c3b4b1c9d6ed5524">VPCCR</a></td></tr>
<tr class="separator:afb6fe795507fbce1c3b4b1c9d6ed5524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed960015b4a1a1546220b3608f26331"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#afed960015b4a1a1546220b3608f26331">VCCCR</a></td></tr>
<tr class="separator:afed960015b4a1a1546220b3608f26331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f4fe51125116f9c20df8c2475a9886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a22f4fe51125116f9c20df8c2475a9886">VNPCCR</a></td></tr>
<tr class="separator:a22f4fe51125116f9c20df8c2475a9886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c37590606da38986578bd95430d583e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a0c37590606da38986578bd95430d583e">VHSACCR</a></td></tr>
<tr class="separator:a0c37590606da38986578bd95430d583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae303c62e204b0a79a9c4c8374b990788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ae303c62e204b0a79a9c4c8374b990788">VHBPCCR</a></td></tr>
<tr class="separator:ae303c62e204b0a79a9c4c8374b990788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a24a1eb3b81817b9d1da3d8344cf1da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9a24a1eb3b81817b9d1da3d8344cf1da">VLCCR</a></td></tr>
<tr class="separator:a9a24a1eb3b81817b9d1da3d8344cf1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053f41fa9f1bc09f2f57f3fdcb15d4a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a053f41fa9f1bc09f2f57f3fdcb15d4a4">VVSACCR</a></td></tr>
<tr class="separator:a053f41fa9f1bc09f2f57f3fdcb15d4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add60c2e6c5747f0bfdfe951fcbce4611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#add60c2e6c5747f0bfdfe951fcbce4611">VVBPCCR</a></td></tr>
<tr class="separator:add60c2e6c5747f0bfdfe951fcbce4611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9a49a4192db7100d2576aaff571ecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6f9a49a4192db7100d2576aaff571ecd">VVFPCCR</a></td></tr>
<tr class="separator:a6f9a49a4192db7100d2576aaff571ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b7679cddc9b9ab02930dd8c3dbf787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a94b7679cddc9b9ab02930dd8c3dbf787">VVACCR</a></td></tr>
<tr class="separator:a94b7679cddc9b9ab02930dd8c3dbf787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882d6a007f084c899febbccd764127ad"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a882d6a007f084c899febbccd764127ad">RESERVED7</a> [11]</td></tr>
<tr class="separator:a882d6a007f084c899febbccd764127ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742da914b98251b709d04c0775ebc904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a742da914b98251b709d04c0775ebc904">TDCCR</a></td></tr>
<tr class="separator:a742da914b98251b709d04c0775ebc904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974d157edc3aa12ba21d3bf0e4fe5f96"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a974d157edc3aa12ba21d3bf0e4fe5f96">RESERVED8</a> [155]</td></tr>
<tr class="separator:a974d157edc3aa12ba21d3bf0e4fe5f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d8829a44de873bb4a0c604fcac2307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a67d8829a44de873bb4a0c604fcac2307">WCFGR</a></td></tr>
<tr class="separator:a67d8829a44de873bb4a0c604fcac2307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9893e5a989648bdd3cba729683fdc3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa9893e5a989648bdd3cba729683fdc3c">WCR</a></td></tr>
<tr class="separator:aa9893e5a989648bdd3cba729683fdc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ee23431716625df045f9a008db02ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a04ee23431716625df045f9a008db02ac">WIER</a></td></tr>
<tr class="separator:a04ee23431716625df045f9a008db02ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b64beaaf4c8e71f7299f4af0e212db1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9b64beaaf4c8e71f7299f4af0e212db1">WISR</a></td></tr>
<tr class="separator:a9b64beaaf4c8e71f7299f4af0e212db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d7e8f31a26ca60ef2bb1e61d24ae36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a48d7e8f31a26ca60ef2bb1e61d24ae36">WIFCR</a></td></tr>
<tr class="separator:a48d7e8f31a26ca60ef2bb1e61d24ae36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64f00da1e49a14ed2783bff21ee17c0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ab64f00da1e49a14ed2783bff21ee17c0">RESERVED9</a></td></tr>
<tr class="separator:ab64f00da1e49a14ed2783bff21ee17c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467ac564f5f6275f01432cad36f32d85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a467ac564f5f6275f01432cad36f32d85">WPCR</a> [5]</td></tr>
<tr class="separator:a467ac564f5f6275f01432cad36f32d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d57a8a2110c9b207df4863fffa45106"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6d57a8a2110c9b207df4863fffa45106">RESERVED10</a></td></tr>
<tr class="separator:a6d57a8a2110c9b207df4863fffa45106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9f398f3dbd4a89822c23a05d048864"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5e9f398f3dbd4a89822c23a05d048864">WRPCR</a></td></tr>
<tr class="separator:a5e9f398f3dbd4a89822c23a05d048864"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DSI Controller. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a546272460c0e05034dc76ff249f96d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546272460c0e05034dc76ff249f96d9b">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI HOST Clock Control Register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="acb61549cc4a87f9fa029514b42c35969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb61549cc4a87f9fa029514b42c35969">&#9670;&nbsp;</a></span>CLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::CLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Configuration Register, Address offset: 0x94 <br  />
 </p>

</div>
</div>
<a id="a556d117ddb888209f216c90e9c4e041d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556d117ddb888209f216c90e9c4e041d">&#9670;&nbsp;</a></span>CLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::CLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Timer Configuration Register, Address offset: 0x98 <br  />
 </p>

</div>
</div>
<a id="a6163bfd00e1af76f1c164ff257f48b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6163bfd00e1af76f1c164ff257f48b53">&#9670;&nbsp;</a></span>CMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::CMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Command Mode Configuration Register, Address offset: 0x68 <br  />
 </p>

</div>
</div>
<a id="a262acc3b84ac0b3cb74aa20b2d8b267a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262acc3b84ac0b3cb74aa20b2d8b267a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Control Register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="aa23101a85e8d89cb584784906f35ad04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23101a85e8d89cb584784906f35ad04">&#9670;&nbsp;</a></span>DLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::DLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Data Lane Timer Configuration Register, Address offset: 0x9C <br  />
 </p>

</div>
</div>
<a id="a273d030567a02d4603ed0488b97dfb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273d030567a02d4603ed0488b97dfb10">&#9670;&nbsp;</a></span>FIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::FIR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Force Interrupt Register, Address offset: 0xD8-0xDF </p>

</div>
</div>
<a id="ade1fae467139c1b5dea7f0b78ebf434f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1fae467139c1b5dea7f0b78ebf434f">&#9670;&nbsp;</a></span>GHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::GHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Header Configuration Register, Address offset: 0x6C <br  />
 </p>

</div>
</div>
<a id="aa4e3cc55e018151de82d82ce9f17104d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e3cc55e018151de82d82ce9f17104d">&#9670;&nbsp;</a></span>GPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::GPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Payload Data Register, Address offset: 0x70 <br  />
 </p>

</div>
</div>
<a id="ac65bdb63f5ce879822120ec6b3d06276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65bdb63f5ce879822120ec6b3d06276">&#9670;&nbsp;</a></span>GPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::GPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Packet Status Register, Address offset: 0x74 <br  />
 </p>

</div>
</div>
<a id="a169b680119e30cdc325b01605fe94310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169b680119e30cdc325b01605fe94310">&#9670;&nbsp;</a></span>GVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::GVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic VCID Register, Address offset: 0x30 <br  />
 </p>

</div>
</div>
<a id="a102feaa8569a7f0e91ebce8287869798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102feaa8569a7f0e91ebce8287869798">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::IER[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt Enable Register, Address offset: 0xC4-0xCB </p>

</div>
</div>
<a id="a00c021cd09aebb6654fe2fe7ef1ba6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c021cd09aebb6654fe2fe7ef1ba6ad">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::ISR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt &amp; Status Register, Address offset: 0xBC-0xC3 </p>

</div>
</div>
<a id="a65dd36e65ae351cf6d85e085d89ddd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65dd36e65ae351cf6d85e085d89ddd01">&#9670;&nbsp;</a></span>LCCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current Color Coding Register, Address offset: 0x110 <br  />
 </p>

</div>
</div>
<a id="a14f95808f9b8ec6cd76f0f1ee4a9988c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f95808f9b8ec6cd76f0f1ee4a9988c">&#9670;&nbsp;</a></span>LCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Command Configuration Register, Address offset: 0x64 <br  />
 </p>

</div>
</div>
<a id="a8ae466893e9bf5dc914a155239c8d1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae466893e9bf5dc914a155239c8d1af">&#9670;&nbsp;</a></span>LCOLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LCOLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Color Coding Register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="aae069ab85d8e2a118bbe98d680ae8107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae069ab85d8e2a118bbe98d680ae8107">&#9670;&nbsp;</a></span>LCVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LCVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current VCID Register, Address offset: 0x10C <br  />
 </p>

</div>
</div>
<a id="adc039a092f38fe2f1508b77ed7587ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc039a092f38fe2f1508b77ed7587ad8">&#9670;&nbsp;</a></span>LPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Polarity Configuration Register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="aa0607e856fb7c562cb46a77cbe95a91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0607e856fb7c562cb46a77cbe95a91f">&#9670;&nbsp;</a></span>LPMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LPMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-power Mode Current Configuration Register, Address offset: 0x118 <br  />
 </p>

</div>
</div>
<a id="a7915788d26f2243ca58492405cdc1368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7915788d26f2243ca58492405cdc1368">&#9670;&nbsp;</a></span>LPMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LPMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-Power Mode Configuration Register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="a9cfc492ca441aae203676b9fffa86050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfc492ca441aae203676b9fffa86050">&#9670;&nbsp;</a></span>LVCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::LVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC VCID Register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="a16afd91423dc280d0a3b32d1d7c13a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16afd91423dc280d0a3b32d1d7c13a79">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Mode Configuration Register, Address offset: 0x34 <br  />
 </p>

</div>
</div>
<a id="ab62713bcfd4a7661078deae2cb9bd1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62713bcfd4a7661078deae2cb9bd1e1">&#9670;&nbsp;</a></span>PCONFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PCONFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Configuration Register, Address offset: 0xA4 <br  />
 </p>

</div>
</div>
<a id="ae999b30251e47cee8160c84d3d5dd8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae999b30251e47cee8160c84d3d5dd8bc">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Protocol Configuration Register, Address offset: 0x2C <br  />
 </p>

</div>
</div>
<a id="abc4688ee208f8280c732727d49b62611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4688ee208f8280c732727d49b62611">&#9670;&nbsp;</a></span>PCTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PCTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Control Register, Address offset: 0xA0 <br  />
 </p>

</div>
</div>
<a id="a7cb4554f2eb7082207a5262488fb1f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb4554f2eb7082207a5262488fb1f14">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Status Register, Address offset: 0xB0 <br  />
 </p>

</div>
</div>
<a id="a60d06150900c0b0da41ec9bc9991f8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d06150900c0b0da41ec9bc9991f8f7">&#9670;&nbsp;</a></span>PTTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PTTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY TX Triggers Configuration Register, Address offset: 0xAC <br  />
 </p>

</div>
</div>
<a id="a502c59e6322064b816a166c5dcafb6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502c59e6322064b816a166c5dcafb6db">&#9670;&nbsp;</a></span>PUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::PUCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY ULPS Control Register, Address offset: 0xA8 <br  />
 </p>

</div>
</div>
<a id="a2e76d9e9e35892616073d90ba7a1897c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e76d9e9e35892616073d90ba7a1897c">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C - 0x2B <br  />
 </p>

</div>
</div>
<a id="af300c8a0d9f94a727ea7a2dece3e80bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af300c8a0d9f94a727ea7a2dece3e80bd">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xB4 - 0xBB <br  />
 </p>

</div>
</div>
<a id="a6d57a8a2110c9b207df4863fffa45106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d57a8a2110c9b207df4863fffa45106">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x42C <br  />
 </p>

</div>
</div>
<a id="a562c2953809bf50406dc81cd0a8f9c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562c2953809bf50406dc81cd0a8f9c63">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xD0 - 0xD7 <br  />
 </p>

</div>
</div>
<a id="af8ef48d65952d9f44e1f40bc03f06d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ef48d65952d9f44e1f40bc03f06d19">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xE0 - 0xFF <br  />
 </p>

</div>
</div>
<a id="ad38be26af26517aa49eb81b5e03f84ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38be26af26517aa49eb81b5e03f84ef">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x104 - 0x10B <br  />
 </p>

</div>
</div>
<a id="a81c7a3c22e3d4c1b1ca1a3f716022f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c7a3c22e3d4c1b1ca1a3f716022f77">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x114 <br  />
 </p>

</div>
</div>
<a id="a069069128b736f7b5e32330bbce3c176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069069128b736f7b5e32330bbce3c176">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED6[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x11C - 0x137 <br  />
 </p>

</div>
</div>
<a id="a882d6a007f084c899febbccd764127ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882d6a007f084c899febbccd764127ad">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED7[11]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x164 - 0x18F <br  />
 </p>

</div>
</div>
<a id="a974d157edc3aa12ba21d3bf0e4fe5f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974d157edc3aa12ba21d3bf0e4fe5f96">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED8[155]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x194 - 0x3FF <br  />
 </p>

</div>
</div>
<a id="ab64f00da1e49a14ed2783bff21ee17c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64f00da1e49a14ed2783bff21ee17c0">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSI_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x414 <br  />
 </p>

</div>
</div>
<a id="ad0c5f8a019980a00e255503a6a0e3fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c5f8a019980a00e255503a6a0e3fbb">&#9670;&nbsp;</a></span>TCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::TCCR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Timeout Counter Configuration Register, Address offset: 0x78-0x8F </p>

</div>
</div>
<a id="a742da914b98251b709d04c0775ebc904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742da914b98251b709d04c0775ebc904">&#9670;&nbsp;</a></span>TDCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::TDCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Current Configuration Register, Address offset: 0x190 <br  />
 </p>

</div>
</div>
<a id="a08d2907c48d32466e1a36dc33302f6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d2907c48d32466e1a36dc33302f6b3">&#9670;&nbsp;</a></span>TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Configuration Register, Address offset: 0x90 <br  />
 </p>

</div>
</div>
<a id="afed960015b4a1a1546220b3608f26331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed960015b4a1a1546220b3608f26331">&#9670;&nbsp;</a></span>VCCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chuncks Current Configuration Register, Address offset: 0x140 <br  />
 </p>

</div>
</div>
<a id="a86a950d20736350dd2629ab536617950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a950d20736350dd2629ab536617950">&#9670;&nbsp;</a></span>VCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chunks Configuration Register, Address offset: 0x40 <br  />
 </p>

</div>
</div>
<a id="ae303c62e204b0a79a9c4c8374b990788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae303c62e204b0a79a9c4c8374b990788">&#9670;&nbsp;</a></span>VHBPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VHBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Current Configuration Register, Address offset: 0x14C <br  />
 </p>

</div>
</div>
<a id="a9bef153516c9848866a60183858a5a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bef153516c9848866a60183858a5a9f">&#9670;&nbsp;</a></span>VHBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Configuration Register, Address offset: 0x4C <br  />
 </p>

</div>
</div>
<a id="a0c37590606da38986578bd95430d583e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c37590606da38986578bd95430d583e">&#9670;&nbsp;</a></span>VHSACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VHSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Current Configuration Register, Address offset: 0x148 <br  />
 </p>

</div>
</div>
<a id="a6fc9061548f4a565ac23c7ff0b0a300a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc9061548f4a565ac23c7ff0b0a300a">&#9670;&nbsp;</a></span>VHSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VHSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Configuration Register, Address offset: 0x48 <br  />
 </p>

</div>
</div>
<a id="a9a24a1eb3b81817b9d1da3d8344cf1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a24a1eb3b81817b9d1da3d8344cf1da">&#9670;&nbsp;</a></span>VLCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VLCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Current Configuration Register, Address offset: 0x150 <br  />
 </p>

</div>
</div>
<a id="a0eb40854222d8ebe5a16270d778f8a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb40854222d8ebe5a16270d778f8a4b">&#9670;&nbsp;</a></span>VLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Configuration Register, Address offset: 0x50 <br  />
 </p>

</div>
</div>
<a id="a58821ef82e176fb46dc2bbcb06f0fd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58821ef82e176fb46dc2bbcb06f0fd83">&#9670;&nbsp;</a></span>VMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Current Configuration Register, Address offset: 0x138 <br  />
 </p>

</div>
</div>
<a id="ace060656c730b73f1908aa1f7a25f34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace060656c730b73f1908aa1f7a25f34f">&#9670;&nbsp;</a></span>VMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Configuration Register, Address offset: 0x38 <br  />
 </p>

</div>
</div>
<a id="a22f4fe51125116f9c20df8c2475a9886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f4fe51125116f9c20df8c2475a9886">&#9670;&nbsp;</a></span>VNPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VNPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144 <br  />
 </p>

</div>
</div>
<a id="a212a8af98e5ccb3d174bff72794f7d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212a8af98e5ccb3d174bff72794f7d0d">&#9670;&nbsp;</a></span>VNPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VNPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Configuration Register, Address offset: 0x44 <br  />
 </p>

</div>
</div>
<a id="afb6fe795507fbce1c3b4b1c9d6ed5524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6fe795507fbce1c3b4b1c9d6ed5524">&#9670;&nbsp;</a></span>VPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Current Configuration Register, Address offset: 0x13C <br  />
 </p>

</div>
</div>
<a id="aed40cfeff5c910c88b9c5b41cb904dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed40cfeff5c910c88b9c5b41cb904dfe">&#9670;&nbsp;</a></span>VPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Configuration Register, Address offset: 0x3C <br  />
 </p>

</div>
</div>
<a id="a14d0c8200f9e755448932db6f1989429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d0c8200f9e755448932db6f1989429">&#9670;&nbsp;</a></span>VR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Version Register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="a9bd4f0b666b2241456004349d352ffd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd4f0b666b2241456004349d352ffd8">&#9670;&nbsp;</a></span>VSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Shadow Control Register, Address offset: 0x100 <br  />
 </p>

</div>
</div>
<a id="a94b7679cddc9b9ab02930dd8c3dbf787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b7679cddc9b9ab02930dd8c3dbf787">&#9670;&nbsp;</a></span>VVACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Current Configuration Register, Address offset: 0x160 <br  />
 </p>

</div>
</div>
<a id="ae21602d6699d15c1120c1aa0f89b03ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21602d6699d15c1120c1aa0f89b03ac">&#9670;&nbsp;</a></span>VVACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Configuration Register, Address offset: 0x60 <br  />
 </p>

</div>
</div>
<a id="add60c2e6c5747f0bfdfe951fcbce4611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add60c2e6c5747f0bfdfe951fcbce4611">&#9670;&nbsp;</a></span>VVBPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Current Configuration Register, Address offset: 0x158 <br  />
 </p>

</div>
</div>
<a id="a5253113fd3fab813950ee162b361fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5253113fd3fab813950ee162b361fb96">&#9670;&nbsp;</a></span>VVBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Configuration Register, Address offset: 0x58 <br  />
 </p>

</div>
</div>
<a id="a6f9a49a4192db7100d2576aaff571ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9a49a4192db7100d2576aaff571ecd">&#9670;&nbsp;</a></span>VVFPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVFPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Current Configuration Register, Address offset: 0x15C <br  />
 </p>

</div>
</div>
<a id="a8d37ef1141e3458587cf38a3c26632cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d37ef1141e3458587cf38a3c26632cf">&#9670;&nbsp;</a></span>VVFPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVFPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Configuration Register, Address offset: 0x5C <br  />
 </p>

</div>
</div>
<a id="a053f41fa9f1bc09f2f57f3fdcb15d4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053f41fa9f1bc09f2f57f3fdcb15d4a4">&#9670;&nbsp;</a></span>VVSACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Current Configuration Register, Address offset: 0x154 <br  />
 </p>

</div>
</div>
<a id="a81f1cd615e2b20b65c956ab29e145940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f1cd615e2b20b65c956ab29e145940">&#9670;&nbsp;</a></span>VVSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::VVSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Configuration Register, Address offset: 0x54 <br  />
 </p>

</div>
</div>
<a id="a67d8829a44de873bb4a0c604fcac2307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d8829a44de873bb4a0c604fcac2307">&#9670;&nbsp;</a></span>WCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Configuration Register, Address offset: 0x400 <br  />
 </p>

</div>
</div>
<a id="aa9893e5a989648bdd3cba729683fdc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9893e5a989648bdd3cba729683fdc3c">&#9670;&nbsp;</a></span>WCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Control Register, Address offset: 0x404 <br  />
 </p>

</div>
</div>
<a id="a04ee23431716625df045f9a008db02ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ee23431716625df045f9a008db02ac">&#9670;&nbsp;</a></span>WIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Enable Register, Address offset: 0x408 <br  />
 </p>

</div>
</div>
<a id="a48d7e8f31a26ca60ef2bb1e61d24ae36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d7e8f31a26ca60ef2bb1e61d24ae36">&#9670;&nbsp;</a></span>WIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Flag Clear Register, Address offset: 0x410 <br  />
 </p>

</div>
</div>
<a id="a9b64beaaf4c8e71f7299f4af0e212db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b64beaaf4c8e71f7299f4af0e212db1">&#9670;&nbsp;</a></span>WISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt and Status Register, Address offset: 0x40C <br  />
 </p>

</div>
</div>
<a id="a467ac564f5f6275f01432cad36f32d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467ac564f5f6275f01432cad36f32d85">&#9670;&nbsp;</a></span>WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WPCR[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper PHY Configuration Register, Address offset: 0x418-0x42B </p>

</div>
</div>
<a id="a5e9f398f3dbd4a89822c23a05d048864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9f398f3dbd4a89822c23a05d048864">&#9670;&nbsp;</a></span>WRPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSI_TypeDef::WRPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430 <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/HERMESS_SPSoftware/MicroController/Cube/Drivers/CMSIS/Device/ST/STM32F7xx/Include/<a class="el" href="stm32f779xx_8h_source.html">stm32f779xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_s_i___type_def.html">DSI_TypeDef</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
