;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 210, 60
	MOV -1, @-20
	ADD #72, @209
	ADD 210, 60
	DJN 300, #240
	SLT 300, <240
	ADD @371, 706
	ADD @371, 706
	SLT 300, <240
	JMP -1, <-20
	SLT 300, <240
	SUB @0, @2
	SUB @-127, 120
	SUB @-127, 120
	SUB @127, 106
	JMZ @270, @1
	SPL 0, <-54
	MOV -1, @-20
	ADD 270, 60
	JMZ @0, <100
	JMZ @0, <100
	JMZ @0, <100
	SUB -30, 9
	SUB 50, -1
	ADD #72, @209
	SUB 50, -1
	ADD @-127, 120
	ADD @-127, 120
	ADD @-127, 120
	SUB @-7, <-120
	SUB 0, @12
	SLT 20, @12
	SLT 20, @12
	SLT 300, <240
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-54
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
