# Simple-3x3-Convolution-Core-in-Verilog