# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_clk_wiz_0_0 || ORIG_REF_NAME==design_1_clk_wiz_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_0/design_1_axi_interconnect_0_imp_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_xbar_0 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_xbar_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_imp_auto_pc_0/design_1_axi_interconnect_0_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_0 || ORIG_REF_NAME==design_1_axi_interconnect_0_imp_auto_pc_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_interconnect_0_0 || ORIG_REF_NAME==design_1_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_proc_sys_reset_0_0 || ORIG_REF_NAME==design_1_proc_sys_reset_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fast_protocol_0_0/design_1_fast_protocol_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fast_protocol_0_0 || ORIG_REF_NAME==design_1_fast_protocol_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_order_book_0_0/design_1_order_book_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_order_book_0_0 || ORIG_REF_NAME==design_1_order_book_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_simple_threshold_0_0/design_1_simple_threshold_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_simple_threshold_0_0 || ORIG_REF_NAME==design_1_simple_threshold_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_MicroblazeToSwitch_0_0/design_1_MicroblazeToSwitch_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_MicroblazeToSwitch_0_0 || ORIG_REF_NAME==design_1_MicroblazeToSwitch_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_order_data_converter_0/design_1_order_data_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_order_data_converter_0 || ORIG_REF_NAME==design_1_order_data_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_top_bid_converter_0/design_1_top_bid_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_top_bid_converter_0 || ORIG_REF_NAME==design_1_top_bid_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_top_ask_converter_0/design_1_top_ask_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_top_ask_converter_0 || ORIG_REF_NAME==design_1_top_ask_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_meta_converter_0/design_1_meta_converter_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_meta_converter_0 || ORIG_REF_NAME==design_1_meta_converter_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_time_converter_in_0/design_1_time_converter_in_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_time_converter_in_0 || ORIG_REF_NAME==design_1_time_converter_in_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_time_converter_out_0/design_1_time_converter_out_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_time_converter_out_0 || ORIG_REF_NAME==design_1_time_converter_out_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_order_fifo_0/design_1_order_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_order_fifo_0 || ORIG_REF_NAME==design_1_order_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_meta_fifo_0/design_1_meta_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_meta_fifo_0 || ORIG_REF_NAME==design_1_meta_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_time_fifo_0/design_1_time_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_time_fifo_0 || ORIG_REF_NAME==design_1_time_fifo_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_xlconcat_0_0 || ORIG_REF_NAME==design_1_xlconcat_0_0} -quiet] -quiet

# XDC: c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/design_1_ooc.xdc

# XDC: C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/pynq_z1.xdc
