INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5/EE178_Lab_5.srcs/sources_1/new/bubblesort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5/EE178_Lab_5.srcs/sim_1/new/bubblesort_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubblesort_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5/EE178_Lab_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
