# Verilog-RTLDesign-AESEngine
 AES encryption co-processor in Verilog.
For more details see readme.pdf
