(S (NP (NML (NN Post-silicon) (NN clock)) (NN tuning) (NNS elements)) (VP (VBP are) (ADVP (RB widely)) (VP (VBN used) (PP (IN in) (NP (NML (JJ high) (HYPH -) (NN performance)) (NNS designs))) (S (VP (TO to) (VP (VB mitigate) (NP (NP (DT the) (NNS effects)) (PP (IN of) (NP (NP (NN process) (NNS variations)) (CC and) (NP (NN aging)))))))))) (. .))
(S (S (VP (VBN Located) (PP (IN on) (NP (NN clock) (NNS paths))) (PP (IN to) (NP (NN flip) (HYPH -) (NNS flops))))) (, ,) (NP (DT these)) (VP (VBP tuning) (SBAR (S (NP (NNS elements)) (VP (MD can) (VP (VB be) (VP (VBN configured) (PP (IN through) (NP (DT the) (NN scan) (NN chain))) (SBAR (IN so) (IN that) (S (NP (NN clock)) (VP (VBZ skews) (PP (IN to) (NP (NP (DT these) (NN flip) (HYPH -) (NNS flops)) (SBAR (S (VP (MD can) (VP (VB be) (VP (VBN adjusted) (PP (IN after) (NP (NN man) (HYPH -) (VBG ufacturing))))))))))))))))))) (. .))
(S (S (VP (VBG Owing) (PP (IN to) (NP (DT the) (NN delay) (NN compensation))) (PP (IN across) (NP (NP (JJ consecutive) (NN register) (NNS stages)) (VP (VBN enabled) (PP (IN by) (NP (DT the) (NN clock) (NN tuning) (NNS elements)))))))) (, ,) (NP (NP (JJR higher) (NN yield)) (CC and) (NP (VBN enhanced) (NN robustness))) (VP (MD can) (VP (VB be) (VP (VBN achieved)))) (. .))
(S (NP (DT These) (NNS benefits)) (VP (VBP are) (, ,) (ADVP (RB nonetheless)) (, ,) (VP (VBN attained) (PP (IN by) (S (VP (VBG increasing) (NP (ADJP (JJ die)) (NN area)) (PP (IN due) (IN to) (NP (DT the) (VBN inserted) (NN clock) (NN tuning) (NNS elements)))))))) (. .))
(S (PP (IN For) (NP (VBG balancing) (NML (NN performance) (NN improvement) (CC and) (NN area)) (NN cost))) (, ,) (NP (DT an) (JJ efficient) (NN timing) (NN analysis) (NN algorithm)) (VP (VBZ is) (VP (VBN needed) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (PDT such) (DT a) (NN circuit))))))))) (. .))
(S (ADVP (RB So) (RB far)) (NP (DT this) (NN evaluation)) (VP (VBZ is) (ADJP (RB only) (JJ possible) (PP (IN by) (NP (NP (NML (NNP Monte) (NNP Carlo)) (NN simulation)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (RB very) (NN timing) (HYPH -) (VBG consuming))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT an) (JJ alternative) (NN method)) (S (VP (VBG using) (NP (NP (NN graph) (NN transformation)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ computes) (NP (DT a) (JJ parametric) (NN minimum) (NN clock) (NN period))) (CC and) (VP (VBZ is) (ADJP (ADJP (NP (QP (JJR more) (IN than) (CD 10) (CD 4)) (NNS times)) (JJR faster) (PP (IN than) (NP (NML (NNP Monte) (NNP Carlo)) (NN simulation)))) (PP (IN while) (S (VP (VBG maintaining) (NP (DT a) (JJ good) (NN accuracy)))))))))))))) (. .))
(S (NP (DT This) (NN method)) (ADVP (RB also)) (VP (VBZ identifies) (NP (NP (DT the) (NNS gates)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (JJ critical) (PP (IN to) (NP (NN circuit) (NN performance)))) (, ,) (SBAR (IN so) (IN that) (S (NP (DT a) (NML (JJ fast) (NN analysis) (HYPH -) (NN optimization)) (NN flow)) (VP (VBZ becomes) (ADJP (JJ possible)))))))))) (. .))
