{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709423195285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709423195289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 18:46:35 2024 " "Processing started: Sat Mar 02 18:46:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709423195289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423195289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proceso -c proceso " "Command: quartus_map --read_settings_files=on --write_settings_files=off proceso -c proceso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423195289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709423195596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709423195596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file res_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 res_n-flow " "Found design unit 1: res_n-flow" {  } { { "res_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/res_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202397 ""} { "Info" "ISGN_ENTITY_NAME" "1 res_n " "Found entity 1: res_n" {  } { { "res_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/res_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_n-flow " "Found design unit 1: sum_n-flow" {  } { { "sum_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/sum_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202398 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_n " "Found entity 1: sum_n" {  } { { "sum_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/sum_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxn_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxn_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxn_2_1-flow " "Found design unit 1: muxn_2_1-flow" {  } { { "muxn_2_1.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/muxn_2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202400 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxn_2_1 " "Found entity 1: muxn_2_1" {  } { { "muxn_2_1.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/muxn_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_res.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_res.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_res-struct " "Found design unit 1: sum_res-struct" {  } { { "sum_res.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/sum_res.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202401 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_res " "Found entity 1: sum_res" {  } { { "sum_res.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/sum_res.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-beh " "Found design unit 1: FF_D-beh" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202403 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_tri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_tri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_Tri-flow " "Found design unit 1: logic_Tri-flow" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202404 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_Tri " "Found entity 1: logic_Tri" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_tri_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_tri_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_Tri_n-struct " "Found design unit 1: FF_Tri_n-struct" {  } { { "FF_Tri_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_Tri_n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202406 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_Tri_n " "Found entity 1: FF_Tri_n" {  } { { "FF_Tri_n.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_Tri_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202407 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202409 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proceso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proceso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proceso-struct " "Found design unit 1: proceso-struct" {  } { { "proceso.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/proceso.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202410 ""} { "Info" "ISGN_ENTITY_NAME" "1 proceso " "Found entity 1: proceso" {  } { { "proceso.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/proceso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709423202410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423202410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proceso " "Elaborating entity \"proceso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709423202444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapa " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapa\"" {  } { { "proceso.vhd" "datapa" { Text "E:/QUARTUS19/hardware_design/lab1/proceso.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_Tri_n datapath:datapa\|FF_Tri_n:registro1 " "Elaborating entity \"FF_Tri_n\" for hierarchy \"datapath:datapa\|FF_Tri_n:registro1\"" {  } { { "datapath.vhd" "registro1" { Text "E:/QUARTUS19/hardware_design/lab1/datapath.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D datapath:datapa\|FF_Tri_n:registro1\|FF_D:\\FF_Tri:0:FF " "Elaborating entity \"FF_D\" for hierarchy \"datapath:datapa\|FF_Tri_n:registro1\|FF_D:\\FF_Tri:0:FF\"" {  } { { "FF_Tri_n.vhd" "\\FF_Tri:0:FF" { Text "E:/QUARTUS19/hardware_design/lab1/FF_Tri_n.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_Tri datapath:datapa\|FF_Tri_n:registro1\|logic_Tri:\\FF_Tri:0:Tri " "Elaborating entity \"logic_Tri\" for hierarchy \"datapath:datapa\|FF_Tri_n:registro1\|logic_Tri:\\FF_Tri:0:Tri\"" {  } { { "FF_Tri_n.vhd" "\\FF_Tri:0:Tri" { Text "E:/QUARTUS19/hardware_design/lab1/FF_Tri_n.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_res datapath:datapa\|sum_res:sumador_restador " "Elaborating entity \"sum_res\" for hierarchy \"datapath:datapa\|sum_res:sumador_restador\"" {  } { { "datapath.vhd" "sumador_restador" { Text "E:/QUARTUS19/hardware_design/lab1/datapath.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_n datapath:datapa\|sum_res:sumador_restador\|sum_n:sumador " "Elaborating entity \"sum_n\" for hierarchy \"datapath:datapa\|sum_res:sumador_restador\|sum_n:sumador\"" {  } { { "sum_res.vhd" "sumador" { Text "E:/QUARTUS19/hardware_design/lab1/sum_res.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "res_n datapath:datapa\|sum_res:sumador_restador\|res_n:restador " "Elaborating entity \"res_n\" for hierarchy \"datapath:datapa\|sum_res:sumador_restador\|res_n:restador\"" {  } { { "sum_res.vhd" "restador" { Text "E:/QUARTUS19/hardware_design/lab1/sum_res.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxn_2_1 datapath:datapa\|sum_res:sumador_restador\|muxn_2_1:muxn_2_1 " "Elaborating entity \"muxn_2_1\" for hierarchy \"datapath:datapa\|sum_res:sumador_restador\|muxn_2_1:muxn_2_1\"" {  } { { "sum_res.vhd" "muxn_2_1" { Text "E:/QUARTUS19/hardware_design/lab1/sum_res.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "proceso.vhd" "con" { Text "E:/QUARTUS19/hardware_design/lab1/proceso.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423202584 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[32\]\" " "Converted tri-state node \"datapath:datapa\|databus\[32\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[31\]\" " "Converted tri-state node \"datapath:datapa\|databus\[31\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[30\]\" " "Converted tri-state node \"datapath:datapa\|databus\[30\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[29\]\" " "Converted tri-state node \"datapath:datapa\|databus\[29\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[28\]\" " "Converted tri-state node \"datapath:datapa\|databus\[28\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[27\]\" " "Converted tri-state node \"datapath:datapa\|databus\[27\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[26\]\" " "Converted tri-state node \"datapath:datapa\|databus\[26\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[25\]\" " "Converted tri-state node \"datapath:datapa\|databus\[25\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[24\]\" " "Converted tri-state node \"datapath:datapa\|databus\[24\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[23\]\" " "Converted tri-state node \"datapath:datapa\|databus\[23\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[22\]\" " "Converted tri-state node \"datapath:datapa\|databus\[22\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[21\]\" " "Converted tri-state node \"datapath:datapa\|databus\[21\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[20\]\" " "Converted tri-state node \"datapath:datapa\|databus\[20\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[19\]\" " "Converted tri-state node \"datapath:datapa\|databus\[19\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[18\]\" " "Converted tri-state node \"datapath:datapa\|databus\[18\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[17\]\" " "Converted tri-state node \"datapath:datapa\|databus\[17\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[16\]\" " "Converted tri-state node \"datapath:datapa\|databus\[16\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[15\]\" " "Converted tri-state node \"datapath:datapa\|databus\[15\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[14\]\" " "Converted tri-state node \"datapath:datapa\|databus\[14\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[13\]\" " "Converted tri-state node \"datapath:datapa\|databus\[13\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[12\]\" " "Converted tri-state node \"datapath:datapa\|databus\[12\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[11\]\" " "Converted tri-state node \"datapath:datapa\|databus\[11\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[10\]\" " "Converted tri-state node \"datapath:datapa\|databus\[10\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[9\]\" " "Converted tri-state node \"datapath:datapa\|databus\[9\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[8\]\" " "Converted tri-state node \"datapath:datapa\|databus\[8\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[7\]\" " "Converted tri-state node \"datapath:datapa\|databus\[7\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[6\]\" " "Converted tri-state node \"datapath:datapa\|databus\[6\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[5\]\" " "Converted tri-state node \"datapath:datapa\|databus\[5\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[4\]\" " "Converted tri-state node \"datapath:datapa\|databus\[4\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[3\]\" " "Converted tri-state node \"datapath:datapa\|databus\[3\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[2\]\" " "Converted tri-state node \"datapath:datapa\|databus\[2\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:datapa\|databus\[1\]\" " "Converted tri-state node \"datapath:datapa\|databus\[1\]\" into a selector" {  } { { "FF_D.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/FF_D.vhd" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:31:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:31:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:30:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:30:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:29:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:29:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:28:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:28:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:27:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:27:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:26:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:26:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:25:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:25:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:24:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:24:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:23:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:23:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:22:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:22:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:21:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:21:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:20:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:20:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:19:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:19:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:18:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:18:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:17:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:17:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:16:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:16:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:15:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:15:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:14:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:14:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:13:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:13:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:12:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:12:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:11:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:11:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:10:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:10:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:9:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:9:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:8:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:8:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:7:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:7:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:6:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:6:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:5:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:5:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:4:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:4:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:3:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:3:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:2:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:2:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:1:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:1:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:0:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro4\|logic_Tri:\\FF_Tri:0:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:31:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:31:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:30:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:30:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:29:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:29:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:28:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:28:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:27:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:27:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:26:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:26:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:25:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:25:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:24:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:24:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:23:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:23:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:22:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:22:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:21:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:21:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:20:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:20:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:19:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:19:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:18:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:18:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:17:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:17:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:16:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:16:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:15:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:15:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:14:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:14:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:13:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:13:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:12:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:12:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:11:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:11:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:10:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:10:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:9:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:9:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:8:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:8:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:7:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:7:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:6:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:6:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:5:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:5:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:4:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:4:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:3:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:3:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:2:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:2:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:1:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:1:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:0:Tri\|Dout " "Converted tri-state buffer \"datapath:datapa\|FF_Tri_n:registro3\|logic_Tri:\\FF_Tri:0:Tri\|Dout\" feeding internal logic into a wire" {  } { { "logic_Tri.vhd" "" { Text "E:/QUARTUS19/hardware_design/lab1/logic_Tri.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1709423202782 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1709423202782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709423203151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709423203566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709423203566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709423203611 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709423203611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709423203611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709423203611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709423203634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 18:46:43 2024 " "Processing ended: Sat Mar 02 18:46:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709423203634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709423203634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709423203634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709423203634 ""}
