// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "Vtop__pch.h"
#include "Vtop.h"
#include "Vtop___024root.h"
#include "Vtop_monitor_pkg.h"

// FUNCTIONS
Vtop__Syms::~Vtop__Syms()
{

    // Tear down scope hierarchy
    __Vhier.remove(0, &__Vscope_axi4_master_rd_hp_mon);
    __Vhier.remove(0, &__Vscope_monitor_pkg);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter);
    __Vhier.remove(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter);

}

Vtop__Syms::Vtop__Syms(VerilatedContext* contextp, const char* namep, Vtop* modelp)
    : VerilatedSyms{contextp}
    // Setup internal state of the Syms class
    , __Vm_modelp{modelp}
    // Setup module instances
    , TOP{this, namep}
    , TOP__monitor_pkg{this, Verilated::catName(namep, "monitor_pkg")}
{
    // Configure time unit / time precision
    _vm_contextp__->timeunit(-9);
    _vm_contextp__->timeprecision(-12);
    // Setup each module's pointers to their submodules
    TOP.__PVT__monitor_pkg = &TOP__monitor_pkg;
    // Setup each module's pointer back to symbol table (for public functions)
    TOP.__Vconfigure(true);
    TOP__monitor_pkg.__Vconfigure(true);
    // Setup scopes
    __Vscope_TOP.configure(this, name(), "TOP", "TOP", 0, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon.configure(this, name(), "axi4_master_rd_hp_mon", "axi4_master_rd_hp_mon", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst", "hp_core_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst", "axi4_master_rd_mon_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi4_master_rd_inst", "axi4_master_rd_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi4_master_rd_inst.ar_channel", "ar_channel", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi4_master_rd_inst.r_channel", "r_channel", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst", "axi_monitor_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base", "u_axi_monitor_base", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter", "reporter", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.intr_fifo", "intr_fifo", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.intr_fifo.fifo_control_inst", "fifo_control_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst__gen_flop_mode.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.intr_fifo.fifo_control_inst.gen_flop_mode", "gen_flop_mode", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.intr_fifo.read_pointer_inst", "read_pointer_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.intr_fifo.write_pointer_inst", "write_pointer_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk1.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk10.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk10", "unnamedblk10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk11.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk11", "unnamedblk11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk12.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk12", "unnamedblk12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk2.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk3.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk3", "unnamedblk3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk4.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk4", "unnamedblk4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk5.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk5", "unnamedblk5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk6.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk6", "unnamedblk6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk7.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk7", "unnamedblk7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk8.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk8", "unnamedblk8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk9.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.reporter.unnamedblk9", "unnamedblk9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timeout", "timeout", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk1.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timeout.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk2.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timeout.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk3.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timeout.unnamedblk3", "unnamedblk3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timer", "timer", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timer.timer_counter", "timer_counter", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.timer.timer_counter.prescaler_counter", "prescaler_counter", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr", "trans_mgr", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk1.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk10.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk10", "unnamedblk10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk11.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk11", "unnamedblk11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk12.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk12", "unnamedblk12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk2.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk3.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk3", "unnamedblk3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk5.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk5", "unnamedblk5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk8.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk8", "unnamedblk8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk9.configure(this, name(), "axi4_master_rd_hp_mon.hp_core_inst.axi4_master_rd_mon_inst.axi_monitor_inst.u_axi_monitor_base.trans_mgr.unnamedblk9", "unnamedblk9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_monitor_pkg.configure(this, name(), "monitor_pkg", "monitor_pkg", -9, VerilatedScope::SCOPE_PACKAGE);

    // Set up scope hierarchy
    __Vhier.add(0, &__Vscope_axi4_master_rd_hp_mon);
    __Vhier.add(0, &__Vscope_monitor_pkg);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter);
    __Vhier.add(&__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter, &__Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter);

    // Setup export functions
    for (int __Vfinal = 0; __Vfinal < 2; ++__Vfinal) {
        __Vscope_TOP.varInsert(__Vfinal,"aclk", &(TOP.aclk), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"aclk_hs", &(TOP.aclk_hs), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"active_transactions", &(TOP.active_transactions), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"aresetn", &(TOP.aresetn), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"aresetn_hs", &(TOP.aresetn_hs), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"avg_latency_cycles", &(TOP.avg_latency_cycles), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"busy", &(TOP.busy), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_addr_mask", &(TOP.cfg_axi_addr_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_compl_mask", &(TOP.cfg_axi_compl_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_debug_mask", &(TOP.cfg_axi_debug_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_err_select", &(TOP.cfg_axi_err_select), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_error_mask", &(TOP.cfg_axi_error_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_perf_mask", &(TOP.cfg_axi_perf_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_pkt_mask", &(TOP.cfg_axi_pkt_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_thresh_mask", &(TOP.cfg_axi_thresh_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_axi_timeout_mask", &(TOP.cfg_axi_timeout_mask), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_burst_optimize", &(TOP.cfg_burst_optimize), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_cg_adaptive", &(TOP.cfg_cg_adaptive), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_cg_enable", &(TOP.cfg_cg_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_cg_force_on", &(TOP.cfg_cg_force_on), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_cg_idle_threshold", &(TOP.cfg_cg_idle_threshold), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_cg_perf_threshold", &(TOP.cfg_cg_perf_threshold), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_conflict_error", &(TOP.cfg_conflict_error), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_error_enable", &(TOP.cfg_error_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_hp_enable", &(TOP.cfg_hp_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.cfg_latency_threshold), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_ml_filter_enable", &(TOP.cfg_ml_filter_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_ml_filter_mode", &(TOP.cfg_ml_filter_mode), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_ml_filter_threshold", &(TOP.cfg_ml_filter_threshold), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_monitor_enable", &(TOP.cfg_monitor_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.cfg_perf_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_pipeline_mode", &(TOP.cfg_pipeline_mode), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,1,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_prefetch_depth", &(TOP.cfg_prefetch_depth), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_prefetch_enable", &(TOP.cfg_prefetch_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_qos_enable", &(TOP.cfg_qos_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_qos_high_threshold", &(TOP.cfg_qos_high_threshold), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_qos_low_threshold", &(TOP.cfg_qos_low_threshold), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_qos_timeout_cycles", &(TOP.cfg_qos_timeout_cycles), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_timeout_cycles", &(TOP.cfg_timeout_cycles), false, VLVT_UINT16,VLVD_IN|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.cfg_timeout_enable), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cg_cycles_saved", &(TOP.cg_cycles_saved), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"cg_efficiency_percent", &(TOP.cg_efficiency_percent), false, VLVT_UINT16,VLVD_OUT|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"cg_monitor_gated", &(TOP.cg_monitor_gated), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cg_reporter_gated", &(TOP.cg_reporter_gated), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"cg_timers_gated", &(TOP.cg_timers_gated), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"error_count", &(TOP.error_count), false, VLVT_UINT16,VLVD_OUT|VLVF_PUB_RW,1 ,15,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_araddr", &(TOP.fub_axi_araddr), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arburst", &(TOP.fub_axi_arburst), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,1,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arcache", &(TOP.fub_axi_arcache), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arid", &(TOP.fub_axi_arid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arlen", &(TOP.fub_axi_arlen), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arlock", &(TOP.fub_axi_arlock), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arprot", &(TOP.fub_axi_arprot), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arqos", &(TOP.fub_axi_arqos), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arready", &(TOP.fub_axi_arready), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arregion", &(TOP.fub_axi_arregion), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arsize", &(TOP.fub_axi_arsize), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_aruser", &(TOP.fub_axi_aruser), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,0,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_arvalid", &(TOP.fub_axi_arvalid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rdata", &(TOP.fub_axi_rdata), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rid", &(TOP.fub_axi_rid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rlast", &(TOP.fub_axi_rlast), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rready", &(TOP.fub_axi_rready), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rresp", &(TOP.fub_axi_rresp), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,1,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_ruser", &(TOP.fub_axi_ruser), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,0,0);
        __Vscope_TOP.varInsert(__Vfinal,"fub_axi_rvalid", &(TOP.fub_axi_rvalid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"hp_overload_error", &(TOP.hp_overload_error), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"latency_histogram", &(TOP.latency_histogram), false, VLVT_WDATA,VLVD_OUT|VLVF_PUB_RW,1, 255,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_araddr", &(TOP.m_axi_araddr), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arburst", &(TOP.m_axi_arburst), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,1,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arcache", &(TOP.m_axi_arcache), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arid", &(TOP.m_axi_arid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arlen", &(TOP.m_axi_arlen), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arlock", &(TOP.m_axi_arlock), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arprot", &(TOP.m_axi_arprot), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arqos", &(TOP.m_axi_arqos), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arready", &(TOP.m_axi_arready), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arregion", &(TOP.m_axi_arregion), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arsize", &(TOP.m_axi_arsize), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_aruser", &(TOP.m_axi_aruser), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,0,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_arvalid", &(TOP.m_axi_arvalid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rdata", &(TOP.m_axi_rdata), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rid", &(TOP.m_axi_rid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rlast", &(TOP.m_axi_rlast), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rready", &(TOP.m_axi_rready), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rresp", &(TOP.m_axi_rresp), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,1,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_ruser", &(TOP.m_axi_ruser), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,0,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_axi_rvalid", &(TOP.m_axi_rvalid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"monbus_packet", &(TOP.monbus_packet), false, VLVT_UINT64,VLVD_OUT|VLVF_PUB_RW,1 ,63,0);
        __Vscope_TOP.varInsert(__Vfinal,"monbus_ready", &(TOP.monbus_ready), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"monbus_valid", &(TOP.monbus_valid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"peak_latency_cycles", &(TOP.peak_latency_cycles), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"qos_high_count", &(TOP.qos_high_count), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"qos_histogram", &(TOP.qos_histogram), false, VLVT_WDATA,VLVD_OUT|VLVF_PUB_RW,1, 255,0);
        __Vscope_TOP.varInsert(__Vfinal,"qos_low_count", &(TOP.qos_low_count), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"qos_violation_count", &(TOP.qos_violation_count), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"qos_violation_error", &(TOP.qos_violation_error), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"throughput_mbps", &(TOP.throughput_mbps), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"transaction_count", &(TOP.transaction_count), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"utilization_percent", &(TOP.utilization_percent), false, VLVT_UINT16,VLVD_OUT|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ADD_PIPELINE_STAGE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ADD_PIPELINE_STAGE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AXI_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AXI_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AXI_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AXI_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AXI_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AXI_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AXI_USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AXI_USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"AXI_WSTRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__AXI_WSTRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"BURST_OPTIMIZE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__BURST_OPTIMIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"CG_IDLE_CYCLES", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__CG_IDLE_CYCLES))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_ADAPTIVE_CG", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_ADAPTIVE_CG))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_CLOCK_GATING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_CLOCK_GATING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_FILTERING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_FILTERING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_HISTOGRAMS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_HISTOGRAMS))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_ML_FILTER", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_ML_FILTER))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"ENABLE_QOS_MON", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__ENABLE_QOS_MON))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"HISTOGRAM_BINS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__HISTOGRAM_BINS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"PIPELINE_STAGES", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__PIPELINE_STAGES))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"PREFETCH_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__PREFETCH_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"QOS_LEVELS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__QOS_LEVELS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"SKID_DEPTH_AR", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__SKID_DEPTH_AR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"SKID_DEPTH_R", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__SKID_DEPTH_R))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"SW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__SW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"UW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__UW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"aclk_hs", &(TOP.axi4_master_rd_hp_mon__DOT__aclk_hs), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"active_transactions", &(TOP.axi4_master_rd_hp_mon__DOT__active_transactions), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"aresetn_hs", &(TOP.axi4_master_rd_hp_mon__DOT__aresetn_hs), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"avg_latency_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__avg_latency_cycles), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_addr_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_addr_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_compl_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_compl_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_err_select", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_err_select), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_error_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_error_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_perf_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_perf_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_pkt_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_pkt_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_thresh_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_thresh_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_axi_timeout_mask", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_axi_timeout_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_burst_optimize", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_burst_optimize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_cg_adaptive", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_cg_adaptive), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_cg_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_cg_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_cg_force_on", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_cg_force_on), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_cg_idle_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_cg_idle_threshold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_cg_perf_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_cg_perf_threshold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_conflict_error", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_conflict_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_hp_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_hp_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_ml_filter_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_ml_filter_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_ml_filter_mode", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_ml_filter_mode), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_ml_filter_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_ml_filter_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_monitor_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_monitor_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_pipeline_mode", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_pipeline_mode), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_prefetch_depth", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_prefetch_depth), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_prefetch_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_prefetch_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_qos_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_qos_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_qos_high_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_qos_high_threshold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_qos_low_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_qos_low_threshold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_qos_timeout_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_qos_timeout_cycles), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_timeout_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_timeout_cycles), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cg_cycles_saved", &(TOP.axi4_master_rd_hp_mon__DOT__cg_cycles_saved), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cg_efficiency_percent", &(TOP.axi4_master_rd_hp_mon__DOT__cg_efficiency_percent), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cg_monitor_gated", &(TOP.axi4_master_rd_hp_mon__DOT__cg_monitor_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cg_reporter_gated", &(TOP.axi4_master_rd_hp_mon__DOT__cg_reporter_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cg_timers_gated", &(TOP.axi4_master_rd_hp_mon__DOT__cg_timers_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"current_latency", &(TOP.axi4_master_rd_hp_mon__DOT__current_latency), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"current_qos", &(TOP.axi4_master_rd_hp_mon__DOT__current_qos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"cycle_counter", &(TOP.axi4_master_rd_hp_mon__DOT__cycle_counter), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"error_count", &(TOP.axi4_master_rd_hp_mon__DOT__error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"fub_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__fub_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"hp_overload_error", &(TOP.axi4_master_rd_hp_mon__DOT__hp_overload_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"latency_accumulator", &(TOP.axi4_master_rd_hp_mon__DOT__latency_accumulator), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"latency_bin", &(TOP.axi4_master_rd_hp_mon__DOT__latency_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"latency_histogram", &(TOP.axi4_master_rd_hp_mon__DOT__latency_histogram), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1, 255,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"latency_sample_count", &(TOP.axi4_master_rd_hp_mon__DOT__latency_sample_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"m_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__m_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"peak_latency_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__peak_latency_cycles), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"pipe_data", &(TOP.axi4_master_rd_hp_mon__DOT__pipe_data), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1, 191,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"pipe_ready", &(TOP.axi4_master_rd_hp_mon__DOT__pipe_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"pipe_valid", &(TOP.axi4_master_rd_hp_mon__DOT__pipe_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_bin", &(TOP.axi4_master_rd_hp_mon__DOT__qos_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_high_count", &(TOP.axi4_master_rd_hp_mon__DOT__qos_high_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_high_priority", &(TOP.axi4_master_rd_hp_mon__DOT__qos_high_priority), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_histogram", &(TOP.axi4_master_rd_hp_mon__DOT__qos_histogram), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1, 255,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_low_count", &(TOP.axi4_master_rd_hp_mon__DOT__qos_low_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_violation", &(TOP.axi4_master_rd_hp_mon__DOT__qos_violation), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_violation_count", &(TOP.axi4_master_rd_hp_mon__DOT__qos_violation_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"qos_violation_error", &(TOP.axi4_master_rd_hp_mon__DOT__qos_violation_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"throughput_mbps", &(TOP.axi4_master_rd_hp_mon__DOT__throughput_mbps), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"transaction_count", &(TOP.axi4_master_rd_hp_mon__DOT__transaction_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"transaction_start_time", &(TOP.axi4_master_rd_hp_mon__DOT__transaction_start_time), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon.varInsert(__Vfinal,"utilization_percent", &(TOP.axi4_master_rd_hp_mon__DOT__utilization_percent), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"ADD_PIPELINE_STAGE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ADD_PIPELINE_STAGE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AXI_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AXI_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AXI_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AXI_USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"AXI_WSTRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_WSTRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"CG_GATE_MONITOR", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_MONITOR))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"CG_GATE_REPORTER", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_REPORTER))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"CG_GATE_TIMERS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_TIMERS))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"CG_IDLE_CYCLES", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_IDLE_CYCLES))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"ENABLE_CLOCK_GATING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ENABLE_CLOCK_GATING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"ENABLE_FILTERING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ENABLE_FILTERING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"SKID_DEPTH_AR", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SKID_DEPTH_AR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"SKID_DEPTH_R", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SKID_DEPTH_R))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"SW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"UW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__UW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"aclk_monitor", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_monitor), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"aclk_reporter", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_reporter), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"aclk_timers", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_timers), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"active_transactions", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__active_transactions), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"axi_activity", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi_activity), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_addr_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_addr_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_compl_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_compl_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_err_select", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_err_select), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_error_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_error_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_perf_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_perf_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_pkt_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_pkt_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_thresh_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_thresh_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_axi_timeout_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_timeout_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_force_on", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_force_on), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_gate_monitor", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_monitor), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_gate_reporter", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_reporter), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_gate_timers", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_timers), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_cg_idle_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_idle_threshold), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_conflict_error", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_conflict_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_monitor_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_monitor_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_timeout_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_timeout_cycles), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_cycles_saved", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_cycles_saved), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_monitor_en", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_monitor_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_monitor_gated", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_monitor_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_reporter_en", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_reporter_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_reporter_gated", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_reporter_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_timers_en", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_timers_en), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"cg_timers_gated", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_timers_gated), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"error_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"fub_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"gated_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__gated_cycles), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"m_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"monitor_activity", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monitor_activity), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"monitor_idle_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monitor_idle_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"reporter_activity", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__reporter_activity), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"reporter_idle_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__reporter_idle_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"timer_activity", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__timer_activity), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"timer_idle_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__timer_idle_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"total_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__total_cycles), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst.varInsert(__Vfinal,"transaction_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__transaction_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"ADD_PIPELINE_STAGE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__ADD_PIPELINE_STAGE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AXI_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AXI_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AXI_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AXI_USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"AXI_WSTRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_WSTRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"ENABLE_FILTERING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__ENABLE_FILTERING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"SKID_DEPTH_AR", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SKID_DEPTH_AR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"SKID_DEPTH_R", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SKID_DEPTH_R))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"SW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"UW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__UW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"active_transactions", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__active_transactions), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_addr_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_addr_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_compl_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_compl_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_err_select", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_err_select), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_error_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_error_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_perf_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_perf_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_pkt_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_pkt_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_thresh_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_thresh_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_axi_timeout_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_timeout_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_conflict_error", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_conflict_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_monitor_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_monitor_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_timeout_cycles", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_timeout_cycles), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"error_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"fub_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"m_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst.varInsert(__Vfinal,"transaction_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__transaction_count), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"ARSize", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ARSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AXI_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AXI_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AXI_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AXI_USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"AXI_WSTRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_WSTRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"RSize", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__RSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"SKID_DEPTH_AR", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_AR))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"SKID_DEPTH_R", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_R))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"SW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"UW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__UW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"fub_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_ar_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_ar_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_ar_pkt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_ar_pkt), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,69,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_r_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_r_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_r_pkt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_r_pkt), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,43,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_skid_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_skid_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_skid_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"int_skid_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_araddr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_araddr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arburst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arburst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arcache", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arcache), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arlen", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arlen), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arlock", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arlock), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arprot", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arprot), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arqos", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arqos), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arregion", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arregion), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arsize", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arsize), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_aruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_aruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_arvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rdata", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rlast", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rresp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rresp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_ruser", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_ruser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst.varInsert(__Vfinal,"m_axi_rvalid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"BUF_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BUF_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"BW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"INSTANCE_NAME", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__INSTANCE_NAME))), true, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,55,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"axi_aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"axi_aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"r_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,559,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"r_data_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"rd_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"rd_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_data), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,69,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"rd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"rd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"w_rd_xfer", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_rd_xfer), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"w_wr_xfer", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_wr_xfer), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"wr_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_data), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,69,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"wr_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"wr_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__ar_channel.varInsert(__Vfinal,"zeros", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,69,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"BUF_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BUF_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"BW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"INSTANCE_NAME", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__INSTANCE_NAME))), true, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"axi_aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"axi_aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"r_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,703,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"r_data_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"rd_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"rd_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,43,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"rd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"rd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"w_rd_xfer", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_rd_xfer), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"w_wr_xfer", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_wr_xfer), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"wr_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,43,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"wr_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"wr_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi4_master_rd_inst__r_channel.varInsert(__Vfinal,"zeros", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,43,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ADD_PIPELINE_STAGE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ADD_PIPELINE_STAGE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ENABLE_DEBUG_MODULE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_DEBUG_MODULE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ENABLE_FILTERING", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_FILTERING))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ENABLE_PERF_PACKETS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_PERF_PACKETS))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"IS_AXI", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__IS_AXI))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"IS_READ", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__IS_READ))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"active_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__active_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"base_monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"base_monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"base_monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"block_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__block_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_active_trans_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_active_trans_threshold), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_addr_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_addr_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_addr_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_addr_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_compl_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_compl_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_err_select", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_err_select), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_error_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_error_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_perf_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_perf_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_pkt_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_pkt_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_thresh_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_thresh_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_axi_timeout_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_timeout_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_compl_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_compl_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_conflict_error", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_conflict_error), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_data_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_data_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_debug_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_debug_level", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_level), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_freq_sel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_freq_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_resp_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_resp_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_threshold_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_threshold_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_addr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_burst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_burst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_len", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_len), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_size", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_size), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"cmd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"data_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"data_last", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_last), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"data_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"data_resp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_resp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"data_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pipe_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pipe_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pipe_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_drop", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_drop), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_event_code", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_code), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_event_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,35,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_event_masked", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_masked), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_protocol", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_protocol), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"pkt_type", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_type), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"resp_code", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_code), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"resp_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"resp_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst.varInsert(__Vfinal,"resp_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ADDR_BITS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ADDR_BITS_IN_PKT", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS_IN_PKT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"DEBUG_FIFO_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__DEBUG_FIFO_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ENABLE_DEBUG_MODULE", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_DEBUG_MODULE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ENABLE_PERF_PACKETS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_PERF_PACKETS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"INTR_FIFO_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__INTR_FIFO_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"IS_AXI", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_AXI))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"IS_READ", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_READ))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"active_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__active_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"block_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__block_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"busy", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__busy), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_active_trans_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_active_trans_threshold), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_addr_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_addr_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_compl_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_compl_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_data_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_data_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_debug_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_debug_level", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_level), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_debug_mask", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_mask), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_freq_sel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_freq_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_resp_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_resp_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_threshold_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_threshold_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_addr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_burst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_burst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_len", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_len), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_size", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_size), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"cmd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"data_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"data_last", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_last), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"data_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"data_resp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_resp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"data_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"r_perf_completed_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_completed_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"r_perf_error_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"r_timestamp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_timestamp), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"resp_code", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_code), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"resp_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"resp_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"resp_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_active_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_active_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_debug_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_debug_monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_debug_monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_event_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_event_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_reporter_monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_reporter_monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_state_change_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_state_change_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_timeout_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timeout_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_timer_tick", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timer_tick), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base.varInsert(__Vfinal,"w_trans_table", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_trans_table), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"AGENT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__AGENT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"ENABLE_PERF_PACKETS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ENABLE_PERF_PACKETS))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"INTR_FIFO_DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__INTR_FIFO_DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"IS_READ", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__IS_READ))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"UNIT_ID", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__UNIT_ID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"active_trans_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__active_trans_threshold), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_compl_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_compl_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_debug_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_debug_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_error_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_error_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_perf_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_perf_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_threshold_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_threshold_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"event_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__event_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"latency_threshold", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__latency_threshold), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"monbus_packet", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"monbus_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"monbus_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"perf_completed_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_completed_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"perf_error_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_active_threshold_crossed", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_active_threshold_crossed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_event_channel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_channel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,5,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_event_code", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_code), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_event_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_event_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,37,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_event_reported", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_reported), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_latency_threshold_crossed", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_latency_threshold_crossed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_packet_type", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_packet_type), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_perf_completed_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_completed_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_perf_error_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_error_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_perf_report_state", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_report_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"r_trans_table_local", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"trans_table", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__trans_table), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_active_count_current", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_count_current), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_active_threshold_detection", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_threshold_detection), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_completion_events", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_completion_events_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_error_events", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_error_events_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_events_to_mark", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_events_to_mark), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_rd_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,51,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_rd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_rd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_wr_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,51,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_wr_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_fifo_wr_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_generate_perf_packet_completed", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_completed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_generate_perf_packet_errors", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_errors), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_has_completion_event", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_completion_event), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_has_error_event", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_error_event), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_has_latency_event", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_latency_event), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_has_timeout_event", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_timeout_event), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_latency_threshold_events", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_latency_threshold_events), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_next_perf_report_state", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_next_perf_report_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_selected_completion_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_completion_idx), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_selected_error_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_error_idx), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_selected_latency_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_idx), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_selected_latency_value", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_value), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_selected_timeout_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_timeout_idx), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_timeout_events_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_timeout_events_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter.varInsert(__Vfinal,"w_total_latency", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_total_latency), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"ALMOST_RD_MARGIN", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_RD_MARGIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"ALMOST_WR_MARGIN", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_WR_MARGIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"D", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__D))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"DW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"INSTANCE_NAME", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__INSTANCE_NAME))), true, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,71,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"REGISTERED", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__REGISTERED))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"axi_aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"axi_aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"flat_r_mem", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__flat_r_mem), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,415,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_mem", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_mem), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,51,0 ,0,7);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_rd_addr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_rd_almost_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_almost_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_rd_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_rd_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_wr_addr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_addr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_wr_almost_full", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_almost_full), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_wr_full", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_full), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"r_wr_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"rd_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,51,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"rd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"rd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"w_rd_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,51,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"w_rd_ptr_bin_next", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"w_read", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_read), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"w_wr_ptr_bin_next", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"w_write", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_write), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"wr_data", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_data), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,51,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"wr_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo.varInsert(__Vfinal,"wr_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"AEMPTY", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AEMPTY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"AET", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"AFT", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"AFULL", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFULL))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"ALMOST_RD_MARGIN", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"ALMOST_WR_MARGIN", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"D", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__D))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"REGISTERED", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__REGISTERED))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rd_almost_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rd_clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rd_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rd_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rd_rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"rdom_wr_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_almost_empty_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_almost_full_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_rd_almost_empty_d", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_rd_empty_d", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_rdom_ptr_xor", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_rdom_ptr_xor_for_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_wdom_ptr_xor", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_wr_almost_full_d", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_wr_full_d", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"w_wr_ptr_for_empty", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wdom_rd_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wr_almost_full", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wr_clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wr_full", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_full), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wr_ptr_bin", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst.varInsert(__Vfinal,"wr_rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__fifo_control_inst__gen_flop_mode.varInsert(__Vfinal,"r_rdom_wr_ptr_bin_delayed", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__gen_flop_mode__DOT__r_rdom_wr_ptr_bin_delayed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"MAX", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__MAX))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"counter_bin_curr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"counter_bin_next", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__read_pointer_inst.varInsert(__Vfinal,"w_max_val", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__w_max_val), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"MAX", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__MAX))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"counter_bin_curr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"counter_bin_next", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__intr_fifo__write_pointer_inst.varInsert(__Vfinal,"w_max_val", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__w_max_val), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk1.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk1__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk10.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk10__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk11.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk11__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk12.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk12__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk2.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk2__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk3.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk3__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk4.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk4__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk5.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk5__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk6.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk6__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk7.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk7__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk8.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk8__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__reporter__unnamedblk9.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk9__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"IS_READ", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__IS_READ))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"cfg_addr_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_addr_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"cfg_data_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_data_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"cfg_resp_cnt", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_resp_cnt), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"cfg_timeout_enable", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_timeout_enable), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"r_timeout_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_timeout_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"r_trans_table_local", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"timeout_detected", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timeout_detected), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"timer_tick", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timer_tick), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout.varInsert(__Vfinal,"trans_table", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__trans_table), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk1.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk1__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk2.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk2__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timeout__unnamedblk3.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk3__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"cfg_freq_sel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__cfg_freq_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"r_timestamp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__r_timestamp), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"timer_tick", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_tick), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"timestamp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timestamp), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer.varInsert(__Vfinal,"w_timer_tick", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__w_timer_tick), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"COUNTER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__COUNTER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"PRESCALER_MAX", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__PRESCALER_MAX))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"counter", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__counter), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"freq_sel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__freq_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,6,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"r_clear_pulse", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_clear_pulse), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"r_prev_freq_sel", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_prev_freq_sel), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,6,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"sync_reset_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__sync_reset_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"tick", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__tick), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"w_division_factor", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_division_factor), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,10,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter.varInsert(__Vfinal,"w_prescaler_done", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_prescaler_done), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"MAX", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__MAX))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"clear", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clear), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"clk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"done", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__done), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"increment", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__increment), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"load", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__load), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"loadval", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__loadval), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"r_match_val", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__r_match_val), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"rst_n", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__rst_n), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__timer__timer_counter__prescaler_counter.varInsert(__Vfinal,"w_next_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__w_next_count), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"AW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__AW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"ENABLE_PERF_PACKETS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ENABLE_PERF_PACKETS))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"IS_AXI", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_AXI))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"IS_READ", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_READ))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"IW", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"MAX_TRANSACTIONS", const_cast<void*>(static_cast<const void*>(&(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__MAX_TRANSACTIONS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"aclk", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aclk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"active_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__active_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"aresetn", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aresetn), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_addr", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_addr), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_burst", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_burst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_len", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_len), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_size", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_size), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"cmd_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"data_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"data_last", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_last), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"data_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"data_resp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_resp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"data_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"r_active_count", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_active_count), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"r_state_change", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_state_change), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"r_trans_table", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"r_trans_table_prev", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"resp_code", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_code), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"resp_id", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_id), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"resp_ready", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"resp_valid", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"state_change", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__state_change), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"timestamp", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__timestamp), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"trans_table", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__trans_table), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,2 ,280,0 ,0,15);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_addr_chan_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_chan_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_addr_free_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_free_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_addr_trans_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_trans_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_can_cleanup", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_can_cleanup), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_data_free_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_free_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_data_trans_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_trans_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_resp_free_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_free_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr.varInsert(__Vfinal,"w_resp_trans_idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_trans_idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk1.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk1__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk10.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk10__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk11.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk11__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk12.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk12__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk2.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk2__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk3.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk3__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk5.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk5__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk8.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk8__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_axi4_master_rd_hp_mon__hp_core_inst__axi4_master_rd_mon_inst__axi_monitor_inst__u_axi_monitor_base__trans_mgr__unnamedblk9.varInsert(__Vfinal,"idx", &(TOP.axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk9__DOT__idx), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_CMD_TIMEOUT", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_CMD_TIMEOUT))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_DATA_ORPHAN", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_DATA_ORPHAN))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_DATA_TIMEOUT", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_DATA_TIMEOUT))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_NONE", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_NONE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_PROTOCOL", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_PROTOCOL))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_RESP_DECERR", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_RESP_DECERR))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_RESP_ORPHAN", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_RESP_ORPHAN))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_RESP_SLVERR", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_RESP_SLVERR))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_RESP_TIMEOUT", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_RESP_TIMEOUT))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"EVT_TRANS_COMPLETE", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.EVT_TRANS_COMPLETE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeAPB", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeAPB))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeAddrMatch", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeAddrMatch))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeChannel", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeChannel))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeCompletion", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeCompletion))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeCredit", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeCredit))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeDebug", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeDebug))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeError", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeError))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypePerf", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypePerf))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeReservedA", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeReservedA))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeReservedB", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeReservedB))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeReservedC", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeReservedC))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeReservedD", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeReservedD))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeReservedE", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeReservedE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeStream", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeStream))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeThreshold", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeThreshold))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_monitor_pkg.varInsert(__Vfinal,"PktTypeTimeout", const_cast<void*>(static_cast<const void*>(&(TOP__monitor_pkg.PktTypeTimeout))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
    }
}
