Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Dec 21 14:37:03 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0               115147        0.010        0.000                      0               115147        0.164        0.000                       0                 44162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.051        0.000                      0               115051        0.010        0.000                      0               115051        0.164        0.000                       0                 44162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.816        0.000                      0                   96        0.166        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.010ns (33.938%)  route 1.966ns (66.062%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.403     5.081    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[24]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[24]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.010ns (33.938%)  route 1.966ns (66.062%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.403     5.081    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[25]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[25]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.010ns (33.938%)  route 1.966ns (66.062%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.403     5.081    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[26]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[26]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.010ns (33.938%)  route 1.966ns (66.062%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.403     5.081    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[27]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[27]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.010ns (33.961%)  route 1.964ns (66.039%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.401     5.079    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[28]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[28]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.010ns (33.961%)  route 1.964ns (66.039%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.401     5.079    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[29]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[29]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.010ns (33.961%)  route 1.964ns (66.039%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.401     5.079    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[30]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[30]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.010ns (33.961%)  route 1.964ns (66.039%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.558ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.401     5.079    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.662     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[31]/C
                         clock pessimism              0.166     5.328    
                         clock uncertainty           -0.124     5.204    
    SLICE_X29Y133        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     5.132    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[31]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.010ns (34.018%)  route 1.959ns (65.982%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 5.163 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.558ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.396     5.074    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y131        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.663     5.163    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y131        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[10]/C
                         clock pessimism              0.166     5.329    
                         clock uncertainty           -0.124     5.205    
    SLICE_X29Y131        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.133    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[10]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.010ns (34.018%)  route 1.959ns (65.982%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 5.163 - 3.333 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.616ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.558ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.898     2.105    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X32Y133        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.201 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[4]/Q
                         net (fo=2, routed)           0.528     2.729    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg__0[4]
    SLICE_X36Y133        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.924 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.952    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_16_n_10
    SLICE_X36Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.975 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     3.003    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_14_n_10
    SLICE_X36Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.132 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104_reg[0]_i_20/O[6]
                         net (fo=1, routed)           0.289     3.421    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_fu_501_p2[23]
    SLICE_X35Y136        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.536 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21/O
                         net (fo=2, routed)           0.117     3.653    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_21_n_10
    SLICE_X35Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.802 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10/O
                         net (fo=1, routed)           0.099     3.901    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_10_n_10
    SLICE_X35Y135        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.939 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_y_1_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.190    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_175_i_fu_569_p2
    SLICE_X33Y132        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.339 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=35, routed)          0.223     4.562    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ofm_y_1_i_fu_96[0]_i_2_n_10
    SLICE_X32Y132        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.678 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1/O
                         net (fo=32, routed)          0.396     5.074    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112[0]_i_1_n_10
    SLICE_X29Y131        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.663     5.163    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/ap_clk
    SLICE_X29Y131        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[11]/C
                         clock pessimism              0.166     5.329    
                         clock uncertainty           -0.124     5.205    
    SLICE_X29Y131        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.133    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/k_x_1_fu_112_reg[11]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.072ns (33.803%)  route 0.141ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.517ns (routing 0.558ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.616ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.517     1.684    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/ap_clk
    SLICE_X7Y63          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.756 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[13]/Q
                         net (fo=1, routed)           0.141     1.897    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/in[13]
    SLICE_X9Y63          SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.779     1.986    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/ap_clk
    SLICE_X9Y63          SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5/CLK
                         clock pessimism             -0.152     1.834    
    SLICE_X9Y63          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.053     1.887    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.577ns (routing 0.558ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.616ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.577     1.744    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_clk
    SLICE_X22Y165        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.814 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[98]/Q
                         net (fo=1, routed)           0.128     1.942    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114[98]
    SLICE_X20Y164        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.827     2.034    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_clk
    SLICE_X20Y164        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[66]/C
                         clock pessimism             -0.155     1.879    
    SLICE_X20Y164        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.932    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.070ns (27.559%)  route 0.184ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.531ns (routing 0.558ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.616ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.531     1.698    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X7Y13          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.768 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1085]/Q
                         net (fo=1, routed)           0.184     1.952    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DID0
    SLICE_X5Y18          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.811     2.018    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X5Y18          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
                         clock pessimism             -0.157     1.861    
    SLICE_X5Y18          RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     1.941    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.071ns (32.870%)  route 0.145ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.517ns (routing 0.558ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.616ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.517     1.684    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/ap_clk
    SLICE_X7Y63          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.755 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/DoCompute_Block_pro_4_U0/tmp_i_reg_45_reg[12]/Q
                         net (fo=1, routed)           0.145     1.900    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/in[12]
    SLICE_X9Y63          SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.779     1.986    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/ap_clk
    SLICE_X9Y63          SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5/CLK
                         clock pessimism             -0.152     1.834    
    SLICE_X9Y63          SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     1.889    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/tmp_loc_c_2764_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.508ns (routing 0.558ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.616ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.508     1.675    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X7Y33          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.745 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][6]/Q
                         net (fo=1, routed)           0.193     1.938    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIB0
    SLICE_X5Y29          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.795     2.002    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X5Y29          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.157     1.845    
    SLICE_X5Y29          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.927    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_41_reg_40894_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.616ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.516     1.683    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ap_clk
    SLICE_X5Y119         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.753 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.214     1.967    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/q0_reg[15]_4[2]
    SLICE_X5Y121         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_41_reg_40894_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.794     2.001    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X5Y121         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_41_reg_40894_reg[2]/C
                         clock pessimism             -0.098     1.903    
    SLICE_X5Y121         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.956    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_41_reg_40894_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_49_reg_40914_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.070ns (26.022%)  route 0.199ns (73.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.514ns (routing 0.558ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.616ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.514     1.681    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ap_clk
    SLICE_X11Y117        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.751 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[1]/Q
                         net (fo=1, routed)           0.199     1.950    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/q0_reg[15]_8[1]
    SLICE_X8Y127         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_49_reg_40914_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.777     1.984    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X8Y127         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_49_reg_40914_reg[1]/C
                         clock pessimism             -0.098     1.886    
    SLICE_X8Y127         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.939    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_49_reg_40914_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_91_reg_41019_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.616ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.516     1.683    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ap_clk
    SLICE_X5Y118         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.753 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.214     1.967    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/q0_reg[15]_29[0]
    SLICE_X5Y120         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_91_reg_41019_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.794     2.001    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X5Y120         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_91_reg_41019_reg[0]/C
                         clock pessimism             -0.098     1.903    
    SLICE_X5Y120         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.956    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/threshs1_m_threshold_91_reg_41019_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_112_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.097ns (51.872%)  route 0.090ns (48.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.729ns (routing 0.558ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.616ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.729     1.896    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_clk
    SLICE_X42Y120        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_112_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.966 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_112_reg[58]/Q
                         net (fo=1, routed)           0.065     2.031    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_112[58]
    SLICE_X41Y120        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.027     2.058 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77[54]_i_1/O
                         net (fo=1, routed)           0.025     2.083    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77[54]_i_1_n_10
    SLICE_X41Y120        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.977     2.184    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/ap_clk
    SLICE_X41Y120        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77_reg[54]/C
                         clock pessimism             -0.165     2.019    
    SLICE_X41Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.072    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_7_U0/p_5_i_reg_77_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.097ns (52.432%)  route 0.088ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.585ns (routing 0.558ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.616ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.585     1.752    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_clk
    SLICE_X24Y170        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y170        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.821 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114_reg[93]/Q
                         net (fo=1, routed)           0.063     1.884    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_phi_reg_pp0_iter3_p_Val2_s_reg_114[93]
    SLICE_X23Y170        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.028     1.912 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79[61]_i_1/O
                         net (fo=1, routed)           0.025     1.937    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79[61]_i_1_n_10
    SLICE_X23Y170        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.821     2.028    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/ap_clk
    SLICE_X23Y170        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[61]/C
                         clock pessimism             -0.155     1.873    
    SLICE_X23Y170        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.926    BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/StreamingDataWidthCo_17_U0/p_9_i_reg_79_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X5Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter9_V_V_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X5Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inter9_V_V_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y9   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y9   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/BBJ_u96_cnvW1A1_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y56  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/grp_DoCompute_fu_466/inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y103  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y103  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y103  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y103  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y118  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y118  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y118  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X9Y118  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A1_0/inst/threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg_0_1_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.275ns (21.586%)  route 0.999ns (78.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.031 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.558ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.809     3.236    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y58          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.531     5.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y58          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.217     5.248    
                         clock uncertainty           -0.124     5.124    
    SLICE_X1Y58          FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072     5.052    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.052    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.275ns (21.586%)  route 0.999ns (78.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.031 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.558ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.809     3.236    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.531     5.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.217     5.248    
                         clock uncertainty           -0.124     5.124    
    SLICE_X1Y58          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     5.052    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.052    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.275ns (21.586%)  route 0.999ns (78.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.031 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.558ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.809     3.236    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.531     5.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.217     5.248    
                         clock uncertainty           -0.124     5.124    
    SLICE_X1Y58          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     5.052    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.052    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 5.022 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.558ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.522     5.022    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.218     5.240    
                         clock uncertainty           -0.124     5.115    
    SLICE_X2Y58          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     5.043    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 5.022 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.558ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.522     5.022    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.218     5.240    
                         clock uncertainty           -0.124     5.115    
    SLICE_X2Y58          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     5.043    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 5.022 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.558ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.522     5.022    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.218     5.240    
                         clock uncertainty           -0.124     5.115    
    SLICE_X2Y58          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     5.043    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 5.022 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.558ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y58          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.522     5.022    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y58          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.218     5.240    
                         clock uncertainty           -0.124     5.115    
    SLICE_X2Y58          FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     5.043    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 5.022 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.558ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.522     5.022    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.218     5.240    
                         clock uncertainty           -0.124     5.115    
    SLICE_X2Y58          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     5.043    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 5.026 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.558ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.526     5.026    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.217     5.243    
                         clock uncertainty           -0.124     5.119    
    SLICE_X2Y58          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     5.047    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.275ns (21.877%)  route 0.982ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 5.026 - 3.333 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.616ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.558ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.755     1.962    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y54          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.061 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.190     2.251    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y57          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.427 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.792     3.219    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y58          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.526     5.026    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y58          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.217     5.243    
                         clock uncertainty           -0.124     5.119    
    SLICE_X2Y58          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     5.047    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.356ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.020     1.158    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.103     1.055    
    SLICE_X10Y51         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.035    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.356ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.020     1.158    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.103     1.055    
    SLICE_X10Y51         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.035    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.356ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.020     1.158    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.103     1.055    
    SLICE_X10Y51         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.035    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.356ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.020     1.158    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.103     1.055    
    SLICE_X10Y51         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.035    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.356ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.020     1.158    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.103     1.055    
    SLICE_X10Y51         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.035    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.356ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.016     1.154    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X10Y51         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.356ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.016     1.154    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X10Y51         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.356ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.016     1.154    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X10Y51         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.356ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.016     1.154    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X10Y51         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.882ns (routing 0.316ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.356ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       0.882     0.993    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y51          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.032 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.060    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y51          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.082 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.201    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y51         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=44258, routed)       1.016     1.154    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y51         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.103     1.051    
    SLICE_X10Y51         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.031    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.170    





