//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	eigenVecBatch3x3Kernel

.visible .entry eigenVecBatch3x3Kernel(
	.param .u32 eigenVecBatch3x3Kernel_param_0,
	.param .u64 eigenVecBatch3x3Kernel_param_1,
	.param .u32 eigenVecBatch3x3Kernel_param_2,
	.param .u64 eigenVecBatch3x3Kernel_param_3,
	.param .u32 eigenVecBatch3x3Kernel_param_4,
	.param .u64 eigenVecBatch3x3Kernel_param_5,
	.param .u32 eigenVecBatch3x3Kernel_param_6,
	.param .u64 eigenVecBatch3x3Kernel_param_7,
	.param .u32 eigenVecBatch3x3Kernel_param_8,
	.param .u64 eigenVecBatch3x3Kernel_param_9,
	.param .u32 eigenVecBatch3x3Kernel_param_10,
	.param .u64 eigenVecBatch3x3Kernel_param_11,
	.param .u32 eigenVecBatch3x3Kernel_param_12,
	.param .u32 eigenVecBatch3x3Kernel_param_13,
	.param .u64 eigenVecBatch3x3Kernel_param_14,
	.param .u32 eigenVecBatch3x3Kernel_param_15,
	.param .u32 eigenVecBatch3x3Kernel_param_16,
	.param .u64 eigenVecBatch3x3Kernel_param_17,
	.param .u32 eigenVecBatch3x3Kernel_param_18,
	.param .u32 eigenVecBatch3x3Kernel_param_19,
	.param .u64 eigenVecBatch3x3Kernel_param_20,
	.param .u32 eigenVecBatch3x3Kernel_param_21,
	.param .u32 eigenVecBatch3x3Kernel_param_22,
	.param .f64 eigenVecBatch3x3Kernel_param_23
)
{
	.local .align 8 .b8 	__local_depot0[88];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<48>;
	.reg .b32 	%r<147>;
	.reg .f64 	%fd<292>;
	.reg .b64 	%rd<119>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u32 	%r62, [eigenVecBatch3x3Kernel_param_0];
	ld.param.u64 	%rd37, [eigenVecBatch3x3Kernel_param_1];
	ld.param.u32 	%r49, [eigenVecBatch3x3Kernel_param_2];
	ld.param.u64 	%rd38, [eigenVecBatch3x3Kernel_param_3];
	ld.param.u32 	%r50, [eigenVecBatch3x3Kernel_param_4];
	ld.param.u64 	%rd39, [eigenVecBatch3x3Kernel_param_5];
	ld.param.u32 	%r51, [eigenVecBatch3x3Kernel_param_6];
	ld.param.u64 	%rd40, [eigenVecBatch3x3Kernel_param_7];
	ld.param.u32 	%r52, [eigenVecBatch3x3Kernel_param_8];
	ld.param.u64 	%rd41, [eigenVecBatch3x3Kernel_param_9];
	ld.param.u32 	%r53, [eigenVecBatch3x3Kernel_param_10];
	ld.param.u64 	%rd42, [eigenVecBatch3x3Kernel_param_11];
	ld.param.u32 	%r54, [eigenVecBatch3x3Kernel_param_12];
	ld.param.u32 	%r55, [eigenVecBatch3x3Kernel_param_13];
	ld.param.u64 	%rd45, [eigenVecBatch3x3Kernel_param_14];
	ld.param.u32 	%r56, [eigenVecBatch3x3Kernel_param_15];
	ld.param.u32 	%r57, [eigenVecBatch3x3Kernel_param_16];
	ld.param.u64 	%rd43, [eigenVecBatch3x3Kernel_param_17];
	ld.param.u32 	%r58, [eigenVecBatch3x3Kernel_param_18];
	ld.param.u32 	%r59, [eigenVecBatch3x3Kernel_param_19];
	ld.param.u64 	%rd44, [eigenVecBatch3x3Kernel_param_20];
	ld.param.u32 	%r60, [eigenVecBatch3x3Kernel_param_21];
	ld.param.u32 	%r61, [eigenVecBatch3x3Kernel_param_22];
	ld.param.f64 	%fd62, [eigenVecBatch3x3Kernel_param_23];
	cvta.to.global.u64 	%rd1, %rd45;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r63, %ntid.x;
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r65, %tid.x;
	mad.lo.s32 	%r1, %r64, %r63, %r65;
	setp.ge.s32 	%p1, %r1, %r62;
	@%p1 bra 	$L__BB0_58;

	cvta.to.global.u64 	%rd47, %rd43;
	mul.lo.s32 	%r66, %r1, 3;
	div.s32 	%r67, %r66, %r61;
	mul.lo.s32 	%r68, %r67, %r61;
	sub.s32 	%r69, %r66, %r68;
	mad.lo.s32 	%r70, %r67, %r60, %r69;
	cvta.to.global.u64 	%rd48, %rd44;
	mul.wide.s32 	%rd49, %r70, 4;
	add.s64 	%rd3, %rd48, %rd49;
	add.s64 	%rd111, %rd44, %rd49;
	div.s32 	%r71, %r66, %r59;
	mul.lo.s32 	%r72, %r71, %r59;
	sub.s32 	%r73, %r66, %r72;
	mad.lo.s32 	%r74, %r71, %r58, %r73;
	mul.wide.s32 	%rd50, %r74, 8;
	add.s64 	%rd51, %rd47, %rd50;
	ld.global.f64 	%fd63, [%rd51];
	div.s32 	%r75, %r1, %r55;
	mul.lo.s32 	%r76, %r75, %r55;
	sub.s32 	%r77, %r1, %r76;
	mad.lo.s32 	%r78, %r75, %r49, %r77;
	cvta.to.global.u64 	%rd52, %rd37;
	mul.wide.s32 	%rd53, %r78, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.f64 	%fd64, [%rd54];
	mad.lo.s32 	%r79, %r75, %r50, %r77;
	cvta.to.global.u64 	%rd55, %rd38;
	mul.wide.s32 	%rd56, %r79, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.f64 	%fd281, [%rd57];
	mad.lo.s32 	%r80, %r75, %r51, %r77;
	cvta.to.global.u64 	%rd58, %rd39;
	mul.wide.s32 	%rd59, %r80, 8;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.f64 	%fd273, [%rd60];
	mad.lo.s32 	%r81, %r75, %r52, %r77;
	cvta.to.global.u64 	%rd61, %rd40;
	mul.wide.s32 	%rd62, %r81, 8;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.f64 	%fd65, [%rd63];
	mad.lo.s32 	%r82, %r75, %r53, %r77;
	cvta.to.global.u64 	%rd64, %rd41;
	mul.wide.s32 	%rd65, %r82, 8;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.f64 	%fd271, [%rd66];
	mad.lo.s32 	%r83, %r75, %r54, %r77;
	cvta.to.global.u64 	%rd67, %rd42;
	mul.wide.s32 	%rd68, %r83, 8;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.f64 	%fd66, [%rd69];
	add.s64 	%rd5, %rd2, 72;
	st.local.u64 	[%rd2+72], %rd111;
	st.local.f64 	[%rd2+80], %fd62;
	sub.f64 	%fd275, %fd64, %fd63;
	st.local.f64 	[%rd2], %fd275;
	st.local.f64 	[%rd2+8], %fd281;
	st.local.f64 	[%rd2+16], %fd273;
	st.local.f64 	[%rd2+24], %fd281;
	sub.f64 	%fd274, %fd65, %fd63;
	st.local.f64 	[%rd2+32], %fd274;
	st.local.f64 	[%rd2+40], %fd271;
	st.local.f64 	[%rd2+48], %fd273;
	st.local.f64 	[%rd2+56], %fd271;
	sub.f64 	%fd270, %fd66, %fd63;
	st.local.f64 	[%rd2+64], %fd270;
	div.s32 	%r84, %r66, %r57;
	mul.lo.s32 	%r85, %r84, %r57;
	sub.s32 	%r86, %r66, %r85;
	mad.lo.s32 	%r87, %r84, %r56, %r86;
	cvt.s64.s32 	%rd6, %r87;
	abs.f64 	%fd67, %fd275;
	abs.f64 	%fd277, %fd281;
	setp.gt.f64 	%p2, %fd277, %fd67;
	selp.u32 	%r88, 1, 0, %p2;
	selp.f64 	%fd68, %fd277, %fd67, %p2;
	abs.f64 	%fd69, %fd273;
	setp.gt.f64 	%p3, %fd69, %fd68;
	selp.b32 	%r2, 2, %r88, %p3;
	selp.f64 	%fd70, %fd69, %fd68, %p3;
	setp.gtu.f64 	%p4, %fd70, %fd62;
	@%p4 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	setp.eq.s32 	%p5, %r2, 0;
	mov.f64 	%fd272, %fd271;
	@%p5 bra 	$L__BB0_5;

	mul.wide.u32 	%rd70, %r2, 24;
	add.s64 	%rd71, %rd2, %rd70;
	ld.local.f64 	%fd8, [%rd71];
	st.local.f64 	[%rd71], %fd275;
	st.local.f64 	[%rd5+-72], %fd8;
	ld.local.f64 	%fd71, [%rd71+8];
	st.local.f64 	[%rd71+8], %fd281;
	st.local.f64 	[%rd5+-64], %fd71;
	ld.local.f64 	%fd72, [%rd71+16];
	st.local.f64 	[%rd71+16], %fd273;
	st.local.f64 	[%rd5+-56], %fd72;
	ld.local.f64 	%fd281, [%rd5+-48];
	ld.local.f64 	%fd274, [%rd5+-40];
	ld.local.f64 	%fd273, [%rd5+-24];
	ld.local.f64 	%fd272, [%rd5+-32];
	ld.local.f64 	%fd271, [%rd5+-16];
	ld.local.f64 	%fd270, [%rd5+-8];
	ld.local.u64 	%rd111, [%rd5];
	mov.f64 	%fd275, %fd8;

$L__BB0_5:
	div.rn.f64 	%fd73, %fd281, %fd275;
	mul.f64 	%fd74, %fd73, %fd275;
	sub.f64 	%fd279, %fd281, %fd74;
	st.local.f64 	[%rd5+-48], %fd279;
	mul.f64 	%fd75, %fd73, %fd279;
	sub.f64 	%fd281, %fd274, %fd75;
	st.local.f64 	[%rd5+-40], %fd281;
	mul.f64 	%fd76, %fd73, %fd273;
	sub.f64 	%fd278, %fd272, %fd76;
	st.local.f64 	[%rd5+-32], %fd278;
	div.rn.f64 	%fd77, %fd273, %fd275;
	mul.f64 	%fd78, %fd77, %fd275;
	sub.f64 	%fd79, %fd273, %fd78;
	st.local.f64 	[%rd5+-24], %fd79;
	mul.f64 	%fd80, %fd77, %fd279;
	sub.f64 	%fd274, %fd271, %fd80;
	st.local.f64 	[%rd5+-16], %fd274;
	mul.f64 	%fd81, %fd77, %fd79;
	sub.f64 	%fd82, %fd270, %fd81;
	st.local.f64 	[%rd5+-8], %fd82;
	mov.u32 	%r133, 1;
	st.u32 	[%rd111], %r133;
	abs.f64 	%fd277, %fd281;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	mov.u32 	%r133, 0;
	st.global.u32 	[%rd3], %r133;
	mov.f64 	%fd278, %fd273;
	mov.f64 	%fd279, %fd275;

$L__BB0_6:
	mov.u32 	%r92, 2;
	sub.s32 	%r4, %r92, %r133;
	setp.eq.s32 	%p6, %r4, 0;
	cvt.u64.u32 	%rd113, %r133;
	mul.wide.s32 	%rd72, %r133, 24;
	add.s64 	%rd11, %rd2, %rd72;
	@%p6 bra 	$L__BB0_10;

	abs.f64 	%fd84, %fd274;
	setp.gt.f64 	%p7, %fd84, %fd277;
	selp.u32 	%r93, 1, 0, %p7;
	add.s32 	%r132, %r133, %r93;
	selp.f64 	%fd282, %fd84, %fd277, %p7;
	setp.eq.s32 	%p8, %r4, 1;
	@%p8 bra 	$L__BB0_10;

	or.b32  	%r94, %r133, 2;
	ld.local.f64 	%fd85, [%rd11+56];
	abs.f64 	%fd86, %fd85;
	setp.gt.f64 	%p9, %fd86, %fd282;
	selp.b32 	%r132, %r94, %r132, %p9;
	selp.f64 	%fd282, %fd86, %fd282, %p9;
	setp.eq.s32 	%p10, %r133, 0;
	@%p10 bra 	$L__BB0_10;

	add.s32 	%r95, %r133, 3;
	ld.local.f64 	%fd87, [%rd11+80];
	abs.f64 	%fd88, %fd87;
	setp.gt.f64 	%p11, %fd88, %fd282;
	selp.b32 	%r132, %r95, %r132, %p11;
	selp.f64 	%fd282, %fd88, %fd282, %p11;

$L__BB0_10:
	ld.local.f64 	%fd89, [%rd5+8];
	setp.gtu.f64 	%p12, %fd282, %fd89;
	@%p12 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	setp.eq.s32 	%p13, %r132, %r133;
	@%p13 bra 	$L__BB0_14;

	mul.wide.s32 	%rd73, %r132, 24;
	add.s64 	%rd74, %rd2, %rd73;
	ld.local.f64 	%fd90, [%rd74];
	st.local.f64 	[%rd74], %fd279;
	st.local.f64 	[%rd11], %fd90;
	ld.local.f64 	%fd36, [%rd74+8];
	st.local.f64 	[%rd74+8], %fd281;
	st.local.f64 	[%rd11+8], %fd36;
	ld.local.f64 	%fd91, [%rd74+16];
	st.local.f64 	[%rd74+16], %fd278;
	st.local.f64 	[%rd11+16], %fd91;
	mov.f64 	%fd281, %fd36;

$L__BB0_14:
	@%p6 bra 	$L__BB0_19;

	shl.b64 	%rd75, %rd113, 3;
	add.s64 	%rd12, %rd2, %rd75;
	ld.local.f64 	%fd92, [%rd11+32];
	div.rn.f64 	%fd93, %fd92, %fd281;
	ld.local.f64 	%fd38, [%rd12];
	mul.f64 	%fd94, %fd93, %fd38;
	ld.local.f64 	%fd95, [%rd11+24];
	sub.f64 	%fd96, %fd95, %fd94;
	st.local.f64 	[%rd11+24], %fd96;
	ld.local.f64 	%fd39, [%rd12+24];
	mul.f64 	%fd97, %fd93, %fd39;
	sub.f64 	%fd98, %fd92, %fd97;
	st.local.f64 	[%rd11+32], %fd98;
	ld.local.f64 	%fd99, [%rd12+48];
	mul.f64 	%fd100, %fd93, %fd99;
	ld.local.f64 	%fd101, [%rd11+40];
	sub.f64 	%fd102, %fd101, %fd100;
	st.local.f64 	[%rd11+40], %fd102;
	setp.eq.s32 	%p15, %r4, 1;
	@%p15 bra 	$L__BB0_19;

	ld.local.f64 	%fd103, [%rd11+56];
	div.rn.f64 	%fd104, %fd103, %fd281;
	mul.f64 	%fd105, %fd104, %fd38;
	ld.local.f64 	%fd106, [%rd11+48];
	sub.f64 	%fd107, %fd106, %fd105;
	st.local.f64 	[%rd11+48], %fd107;
	mul.f64 	%fd108, %fd104, %fd39;
	sub.f64 	%fd109, %fd103, %fd108;
	st.local.f64 	[%rd11+56], %fd109;
	ld.local.f64 	%fd40, [%rd12+48];
	mul.f64 	%fd110, %fd104, %fd40;
	ld.local.f64 	%fd111, [%rd11+64];
	sub.f64 	%fd112, %fd111, %fd110;
	st.local.f64 	[%rd11+64], %fd112;
	setp.eq.s32 	%p16, %r133, 0;
	@%p16 bra 	$L__BB0_19;

	ld.local.f64 	%fd113, [%rd11+80];
	div.rn.f64 	%fd114, %fd113, %fd281;
	mul.f64 	%fd115, %fd114, %fd38;
	ld.local.f64 	%fd116, [%rd11+72];
	sub.f64 	%fd117, %fd116, %fd115;
	st.local.f64 	[%rd11+72], %fd117;
	mul.f64 	%fd118, %fd114, %fd39;
	sub.f64 	%fd119, %fd113, %fd118;
	st.local.f64 	[%rd11+80], %fd119;
	mul.f64 	%fd120, %fd114, %fd40;
	ld.local.f64 	%fd121, [%rd11+88];
	sub.f64 	%fd122, %fd121, %fd120;
	st.local.f64 	[%rd11+88], %fd122;

$L__BB0_19:
	add.s32 	%r133, %r133, 1;
	mov.u32 	%r97, 1;
	cvt.u64.u32 	%rd113, %r133;
	ld.local.u64 	%rd76, [%rd5];
	st.u32 	[%rd76+4], %r97;
	bra.uni 	$L__BB0_20;

$L__BB0_11:
	mov.u32 	%r96, 0;
	st.u32 	[%rd111+4], %r96;

$L__BB0_20:
	mul.lo.s64 	%rd77, %rd113, 24;
	add.s64 	%rd15, %rd2, %rd77;
	ld.local.f64 	%fd287, [%rd15+16];
	abs.f64 	%fd285, %fd287;
	mul.wide.u32 	%rd78, %r133, 24;
	add.s64 	%rd79, %rd5, %rd78;
	add.s64 	%rd16, %rd79, -72;
	setp.gt.s32 	%p17, %r133, 1;
	mov.u32 	%r136, %r133;
	@%p17 bra 	$L__BB0_27;

	mov.u32 	%r99, 2;
	sub.s32 	%r100, %r99, %r133;
	and.b32  	%r11, %r100, 3;
	setp.eq.s32 	%p18, %r11, 0;
	mov.u32 	%r134, %r133;
	mov.u32 	%r136, %r133;
	@%p18 bra 	$L__BB0_25;

	add.s32 	%r134, %r133, 1;
	ld.local.f64 	%fd124, [%rd16+40];
	abs.f64 	%fd125, %fd124;
	setp.gt.f64 	%p19, %fd125, %fd285;
	selp.b32 	%r136, %r134, %r133, %p19;
	selp.f64 	%fd285, %fd125, %fd285, %p19;
	setp.eq.s32 	%p20, %r11, 1;
	@%p20 bra 	$L__BB0_25;

	add.s32 	%r134, %r133, 2;
	ld.local.f64 	%fd126, [%rd16+64];
	abs.f64 	%fd127, %fd126;
	setp.gt.f64 	%p21, %fd127, %fd285;
	selp.b32 	%r136, %r134, %r136, %p21;
	selp.f64 	%fd285, %fd127, %fd285, %p21;
	setp.eq.s32 	%p22, %r11, 2;
	@%p22 bra 	$L__BB0_25;

	add.s32 	%r134, %r133, 3;
	ld.local.f64 	%fd128, [%rd16+88];
	abs.f64 	%fd129, %fd128;
	setp.gt.f64 	%p23, %fd129, %fd285;
	selp.b32 	%r136, %r134, %r136, %p23;
	selp.f64 	%fd285, %fd129, %fd285, %p23;

$L__BB0_25:
	mov.u32 	%r101, 1;
	sub.s32 	%r102, %r101, %r133;
	setp.lt.u32 	%p24, %r102, 3;
	@%p24 bra 	$L__BB0_27;

	add.s32 	%r103, %r134, 1;
	mul.wide.u32 	%rd80, %r134, 24;
	add.s64 	%rd81, %rd5, %rd80;
	ld.local.f64 	%fd130, [%rd81+-32];
	abs.f64 	%fd131, %fd130;
	setp.gt.f64 	%p25, %fd131, %fd285;
	selp.b32 	%r104, %r103, %r136, %p25;
	selp.f64 	%fd132, %fd131, %fd285, %p25;
	ld.local.f64 	%fd133, [%rd81+-8];
	abs.f64 	%fd134, %fd133;
	setp.gt.f64 	%p26, %fd134, %fd132;
	add.s32 	%r105, %r134, 2;
	selp.b32 	%r106, %r105, %r104, %p26;
	selp.f64 	%fd135, %fd134, %fd132, %p26;
	ld.local.f64 	%fd136, [%rd81+16];
	abs.f64 	%fd137, %fd136;
	setp.gt.f64 	%p27, %fd137, %fd135;
	add.s32 	%r107, %r134, 3;
	selp.b32 	%r108, %r107, %r106, %p27;
	selp.f64 	%fd138, %fd137, %fd135, %p27;
	ld.local.f64 	%fd139, [%rd81+40];
	abs.f64 	%fd140, %fd139;
	setp.gt.f64 	%p28, %fd140, %fd138;
	add.s32 	%r109, %r134, 4;
	selp.b32 	%r136, %r109, %r108, %p28;
	selp.f64 	%fd285, %fd140, %fd138, %p28;

$L__BB0_27:
	ld.local.f64 	%fd288, [%rd5+8];
	setp.gtu.f64 	%p29, %fd285, %fd288;
	@%p29 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	setp.eq.s32 	%p30, %r136, %r133;
	@%p30 bra 	$L__BB0_31;

	mul.wide.s32 	%rd82, %r136, 24;
	add.s64 	%rd83, %rd2, %rd82;
	ld.local.f64 	%fd141, [%rd83];
	ld.local.f64 	%fd142, [%rd15];
	st.local.f64 	[%rd83], %fd142;
	st.local.f64 	[%rd15], %fd141;
	ld.local.f64 	%fd143, [%rd83+8];
	ld.local.f64 	%fd144, [%rd15+8];
	st.local.f64 	[%rd83+8], %fd144;
	st.local.f64 	[%rd15+8], %fd143;
	ld.local.f64 	%fd51, [%rd83+16];
	st.local.f64 	[%rd83+16], %fd287;
	st.local.f64 	[%rd15+16], %fd51;
	mov.f64 	%fd287, %fd51;

$L__BB0_31:
	@%p17 bra 	$L__BB0_38;

	shl.b64 	%rd84, %rd113, 3;
	add.s64 	%rd18, %rd2, %rd84;
	mov.u32 	%r111, 2;
	sub.s32 	%r112, %r111, %r133;
	and.b32  	%r23, %r112, 3;
	setp.eq.s32 	%p32, %r23, 0;
	mov.u32 	%r138, %r133;
	@%p32 bra 	$L__BB0_36;

	add.s32 	%r138, %r133, 1;
	ld.local.f64 	%fd145, [%rd16+40];
	div.rn.f64 	%fd146, %fd145, %fd287;
	ld.local.f64 	%fd147, [%rd18];
	mul.f64 	%fd148, %fd146, %fd147;
	ld.local.f64 	%fd149, [%rd16+24];
	sub.f64 	%fd150, %fd149, %fd148;
	st.local.f64 	[%rd16+24], %fd150;
	ld.local.f64 	%fd151, [%rd18+24];
	mul.f64 	%fd152, %fd146, %fd151;
	ld.local.f64 	%fd153, [%rd16+32];
	sub.f64 	%fd154, %fd153, %fd152;
	st.local.f64 	[%rd16+32], %fd154;
	ld.local.f64 	%fd155, [%rd18+48];
	mul.f64 	%fd156, %fd146, %fd155;
	sub.f64 	%fd157, %fd145, %fd156;
	st.local.f64 	[%rd16+40], %fd157;
	setp.eq.s32 	%p33, %r23, 1;
	@%p33 bra 	$L__BB0_36;

	add.s32 	%r138, %r133, 2;
	ld.local.f64 	%fd158, [%rd16+64];
	div.rn.f64 	%fd159, %fd158, %fd287;
	ld.local.f64 	%fd160, [%rd18];
	mul.f64 	%fd161, %fd159, %fd160;
	ld.local.f64 	%fd162, [%rd16+48];
	sub.f64 	%fd163, %fd162, %fd161;
	st.local.f64 	[%rd16+48], %fd163;
	ld.local.f64 	%fd164, [%rd18+24];
	mul.f64 	%fd165, %fd159, %fd164;
	ld.local.f64 	%fd166, [%rd16+56];
	sub.f64 	%fd167, %fd166, %fd165;
	st.local.f64 	[%rd16+56], %fd167;
	ld.local.f64 	%fd168, [%rd18+48];
	mul.f64 	%fd169, %fd159, %fd168;
	sub.f64 	%fd170, %fd158, %fd169;
	st.local.f64 	[%rd16+64], %fd170;
	setp.eq.s32 	%p34, %r23, 2;
	@%p34 bra 	$L__BB0_36;

	add.s32 	%r138, %r133, 3;
	ld.local.f64 	%fd171, [%rd16+88];
	div.rn.f64 	%fd172, %fd171, %fd287;
	ld.local.f64 	%fd173, [%rd18];
	mul.f64 	%fd174, %fd172, %fd173;
	ld.local.f64 	%fd175, [%rd16+72];
	sub.f64 	%fd176, %fd175, %fd174;
	st.local.f64 	[%rd16+72], %fd176;
	ld.local.f64 	%fd177, [%rd18+24];
	mul.f64 	%fd178, %fd172, %fd177;
	ld.local.f64 	%fd179, [%rd16+80];
	sub.f64 	%fd180, %fd179, %fd178;
	st.local.f64 	[%rd16+80], %fd180;
	ld.local.f64 	%fd181, [%rd18+48];
	mul.f64 	%fd182, %fd172, %fd181;
	sub.f64 	%fd183, %fd171, %fd182;
	st.local.f64 	[%rd16+88], %fd183;

$L__BB0_36:
	mov.u32 	%r113, 1;
	sub.s32 	%r114, %r113, %r133;
	setp.lt.u32 	%p35, %r114, 3;
	@%p35 bra 	$L__BB0_38;

	mul.wide.u32 	%rd85, %r138, 24;
	add.s64 	%rd86, %rd5, %rd85;
	ld.local.f64 	%fd184, [%rd86+-32];
	div.rn.f64 	%fd185, %fd184, %fd287;
	ld.local.f64 	%fd186, [%rd18];
	mul.f64 	%fd187, %fd185, %fd186;
	ld.local.f64 	%fd188, [%rd86+-48];
	sub.f64 	%fd189, %fd188, %fd187;
	st.local.f64 	[%rd86+-48], %fd189;
	ld.local.f64 	%fd190, [%rd18+24];
	mul.f64 	%fd191, %fd185, %fd190;
	ld.local.f64 	%fd192, [%rd86+-40];
	sub.f64 	%fd193, %fd192, %fd191;
	st.local.f64 	[%rd86+-40], %fd193;
	ld.local.f64 	%fd194, [%rd18+48];
	mul.f64 	%fd195, %fd185, %fd194;
	sub.f64 	%fd196, %fd184, %fd195;
	st.local.f64 	[%rd86+-32], %fd196;
	ld.local.f64 	%fd197, [%rd15+16];
	ld.local.f64 	%fd198, [%rd86+-8];
	div.rn.f64 	%fd199, %fd198, %fd197;
	ld.local.f64 	%fd200, [%rd18];
	mul.f64 	%fd201, %fd199, %fd200;
	ld.local.f64 	%fd202, [%rd86+-24];
	sub.f64 	%fd203, %fd202, %fd201;
	st.local.f64 	[%rd86+-24], %fd203;
	ld.local.f64 	%fd204, [%rd18+24];
	mul.f64 	%fd205, %fd199, %fd204;
	ld.local.f64 	%fd206, [%rd86+-16];
	sub.f64 	%fd207, %fd206, %fd205;
	st.local.f64 	[%rd86+-16], %fd207;
	ld.local.f64 	%fd208, [%rd18+48];
	mul.f64 	%fd209, %fd199, %fd208;
	sub.f64 	%fd210, %fd198, %fd209;
	st.local.f64 	[%rd86+-8], %fd210;
	ld.local.f64 	%fd211, [%rd15+16];
	ld.local.f64 	%fd212, [%rd86+16];
	div.rn.f64 	%fd213, %fd212, %fd211;
	ld.local.f64 	%fd214, [%rd18];
	mul.f64 	%fd215, %fd213, %fd214;
	ld.local.f64 	%fd216, [%rd86];
	sub.f64 	%fd217, %fd216, %fd215;
	st.local.f64 	[%rd86], %fd217;
	ld.local.f64 	%fd218, [%rd18+24];
	mul.f64 	%fd219, %fd213, %fd218;
	ld.local.f64 	%fd220, [%rd86+8];
	sub.f64 	%fd221, %fd220, %fd219;
	st.local.f64 	[%rd86+8], %fd221;
	ld.local.f64 	%fd222, [%rd18+48];
	mul.f64 	%fd223, %fd213, %fd222;
	sub.f64 	%fd224, %fd212, %fd223;
	st.local.f64 	[%rd86+16], %fd224;
	ld.local.f64 	%fd225, [%rd15+16];
	ld.local.f64 	%fd226, [%rd86+40];
	div.rn.f64 	%fd227, %fd226, %fd225;
	ld.local.f64 	%fd228, [%rd18];
	mul.f64 	%fd229, %fd227, %fd228;
	ld.local.f64 	%fd230, [%rd86+24];
	sub.f64 	%fd231, %fd230, %fd229;
	st.local.f64 	[%rd86+24], %fd231;
	ld.local.f64 	%fd232, [%rd18+24];
	mul.f64 	%fd233, %fd227, %fd232;
	ld.local.f64 	%fd234, [%rd86+32];
	sub.f64 	%fd235, %fd234, %fd233;
	st.local.f64 	[%rd86+32], %fd235;
	ld.local.f64 	%fd236, [%rd18+48];
	mul.f64 	%fd237, %fd227, %fd236;
	sub.f64 	%fd238, %fd226, %fd237;
	st.local.f64 	[%rd86+40], %fd238;

$L__BB0_38:
	ld.local.u64 	%rd114, [%rd5];
	mov.u32 	%r115, 1;
	st.u32 	[%rd114+8], %r115;
	ld.local.f64 	%fd288, [%rd5+8];
	bra.uni 	$L__BB0_39;

$L__BB0_28:
	ld.local.u64 	%rd114, [%rd5];
	mov.u32 	%r110, 0;
	st.u32 	[%rd114+8], %r110;

$L__BB0_39:
	ld.local.f64 	%fd239, [%rd5+-72];
	abs.f64 	%fd240, %fd239;
	setp.geu.f64 	%p36, %fd240, %fd288;
	@%p36 bra 	$L__BB0_41;

	mov.u32 	%r116, 0;
	st.u32 	[%rd114], %r116;

$L__BB0_41:
	ld.global.u32 	%r118, [%rd3+8];
	setp.eq.s32 	%p37, %r118, 0;
	shl.b64 	%rd87, %rd6, 3;
	add.s64 	%rd88, %rd1, %rd87;
	add.s64 	%rd116, %rd88, 16;
	mov.u32 	%r140, 2;
	@%p37 bra 	$L__BB0_44;

$L__BB0_43:
	mov.u64 	%rd89, 0;
	st.global.u64 	[%rd116], %rd89;
	add.s32 	%r140, %r140, -1;
	cvt.s64.s32 	%rd90, %r140;
	mul.wide.s32 	%rd91, %r140, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.u32 	%r120, [%rd92];
	setp.ne.s32 	%p38, %r120, 0;
	add.s64 	%rd93, %rd90, %rd6;
	shl.b64 	%rd94, %rd93, 3;
	add.s64 	%rd116, %rd1, %rd94;
	@%p38 bra 	$L__BB0_43;

$L__BB0_44:
	mov.u64 	%rd95, 4607182418800017408;
	st.global.u64 	[%rd116], %rd95;
	add.s32 	%r146, %r140, -1;
	or.b32  	%r121, %r146, %r140;
	setp.lt.s32 	%p39, %r121, 0;
	@%p39 bra 	$L__BB0_58;

	mov.u32 	%r123, 1;
	sub.s32 	%r32, %r123, %r140;
	add.s64 	%rd25, %rd88, 32;
	add.s64 	%rd26, %rd2, 16;
	mov.u32 	%r141, 0;
	mov.u32 	%r143, %r140;

$L__BB0_46:
	cvt.s64.s32 	%rd27, %r143;
	add.s64 	%rd98, %rd27, %rd6;
	shl.b64 	%rd99, %rd98, 3;
	add.s64 	%rd28, %rd1, %rd99;
	mov.u64 	%rd100, 0;
	st.global.u64 	[%rd28], %rd100;
	mul.wide.s32 	%rd101, %r143, 4;
	add.s64 	%rd102, %rd3, %rd101;
	ld.global.u32 	%r124, [%rd102];
	setp.eq.s32 	%p40, %r124, 0;
	@%p40 bra 	$L__BB0_57;

	setp.lt.s32 	%p41, %r143, 2;
	mul.wide.s32 	%rd103, %r146, 24;
	add.s64 	%rd104, %rd2, %rd103;
	shl.b64 	%rd105, %rd27, 3;
	add.s64 	%rd29, %rd104, %rd105;
	@%p41 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_48;

$L__BB0_49:
	sub.s32 	%r125, %r140, %r141;
	max.s32 	%r36, %r125, 1;
	add.s32 	%r126, %r32, %r141;
	add.s32 	%r127, %r36, %r126;
	and.b32  	%r37, %r127, 3;
	setp.eq.s32 	%p42, %r37, 0;
	mov.f64 	%fd291, 0d0000000000000000;
	mov.u32 	%r144, %r143;
	@%p42 bra 	$L__BB0_53;

	add.s32 	%r144, %r143, 1;
	ld.local.f64 	%fd243, [%rd29+8];
	ld.global.f64 	%fd244, [%rd28+8];
	mul.f64 	%fd245, %fd244, %fd243;
	mov.f64 	%fd246, 0d0000000000000000;
	sub.f64 	%fd291, %fd246, %fd245;
	st.global.f64 	[%rd28], %fd291;
	setp.eq.s32 	%p43, %r37, 1;
	@%p43 bra 	$L__BB0_53;

	add.s32 	%r144, %r143, 2;
	ld.local.f64 	%fd247, [%rd29+16];
	ld.global.f64 	%fd248, [%rd28+16];
	mul.f64 	%fd249, %fd248, %fd247;
	sub.f64 	%fd291, %fd291, %fd249;
	st.global.f64 	[%rd28], %fd291;
	setp.eq.s32 	%p44, %r37, 2;
	@%p44 bra 	$L__BB0_53;

	add.s32 	%r144, %r143, 3;
	ld.local.f64 	%fd250, [%rd29+24];
	ld.global.f64 	%fd251, [%rd28+24];
	mul.f64 	%fd252, %fd251, %fd250;
	sub.f64 	%fd291, %fd291, %fd252;
	st.global.f64 	[%rd28], %fd291;

$L__BB0_53:
	sub.s32 	%r128, %r141, %r140;
	add.s32 	%r129, %r36, %r128;
	setp.lt.u32 	%p45, %r129, 3;
	@%p45 bra 	$L__BB0_56;

	add.s32 	%r145, %r144, -4;
	cvt.s64.s32 	%rd106, %r144;
	mul.wide.s32 	%rd107, %r146, 3;
	add.s64 	%rd108, %rd107, %rd106;
	shl.b64 	%rd109, %rd108, 3;
	add.s64 	%rd118, %rd26, %rd109;
	mul.wide.s32 	%rd110, %r144, 8;
	add.s64 	%rd117, %rd25, %rd110;

$L__BB0_55:
	ld.local.f64 	%fd253, [%rd118+-8];
	ld.global.f64 	%fd254, [%rd117+-24];
	mul.f64 	%fd255, %fd254, %fd253;
	sub.f64 	%fd256, %fd291, %fd255;
	st.global.f64 	[%rd28], %fd256;
	ld.local.f64 	%fd257, [%rd118];
	ld.global.f64 	%fd258, [%rd117+-16];
	mul.f64 	%fd259, %fd258, %fd257;
	sub.f64 	%fd260, %fd256, %fd259;
	st.global.f64 	[%rd28], %fd260;
	ld.local.f64 	%fd261, [%rd118+8];
	ld.global.f64 	%fd262, [%rd117+-8];
	mul.f64 	%fd263, %fd262, %fd261;
	sub.f64 	%fd264, %fd260, %fd263;
	st.global.f64 	[%rd28], %fd264;
	ld.local.f64 	%fd265, [%rd118+16];
	ld.global.f64 	%fd266, [%rd117];
	mul.f64 	%fd267, %fd266, %fd265;
	sub.f64 	%fd291, %fd264, %fd267;
	st.global.f64 	[%rd28], %fd291;
	add.s64 	%rd118, %rd118, 32;
	add.s64 	%rd117, %rd117, 32;
	add.s32 	%r145, %r145, 4;
	setp.lt.s32 	%p46, %r145, -2;
	@%p46 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_56;

$L__BB0_48:
	mov.f64 	%fd291, 0d0000000000000000;

$L__BB0_56:
	ld.local.f64 	%fd268, [%rd29];
	div.rn.f64 	%fd269, %fd291, %fd268;
	st.global.f64 	[%rd28], %fd269;
	add.s32 	%r146, %r146, -1;

$L__BB0_57:
	add.s32 	%r143, %r143, -1;
	or.b32  	%r130, %r146, %r143;
	setp.gt.s32 	%p47, %r130, -1;
	add.s32 	%r141, %r141, 1;
	@%p47 bra 	$L__BB0_46;

$L__BB0_58:
	ret;

}

