# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
UART_CLK(R)->UART_CLK(R)	1.011    -0.201/*        0.060/*         CLK_DIV_TX_INST/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.201/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.201/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.201/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.201/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.200/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.200/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.200/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	1.011    -0.196/*        0.060/*         CLK_DIV_TX_INST/\counter_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.159/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.158/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.158/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.158/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.158/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	1.041    -0.158/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
UART_CLK(R)->RX_CLK(R)	1.033    -0.150/*        0.065/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.149/*        0.057/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.148/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.147/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.147/*        0.057/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.147/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.144/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.053    -0.143/*        0.057/*         PLSE_GEN_INST/pls_flop_reg/RN    1
UART_CLK(R)->TX_CLK(R)	1.053    -0.143/*        0.057/*         PLSE_GEN_INST/rcv_flop_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.142/*        0.057/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.141/*        0.057/*         FIFO_INST/fifo_rd/\rptr_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.141/*        0.057/*         FIFO_INST/fifo_rd/\rptr_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.140/*        0.057/*         FIFO_INST/fifo_rd/\rptr_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.140/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.053    -0.140/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.140/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.140/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.140/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.055    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.054    -0.139/*        0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.138/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.138/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.137/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.137/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.137/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.135/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.135/*        0.057/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.135/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	1.051    -0.135/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.135/*        0.057/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.051    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.052    -0.134/*        0.057/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	1.046    -0.133/*        0.065/*         FIFO_INST/fifo_rd/\rptr_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	1.047    -0.133/*        0.065/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.132/*        0.057/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.130/*        0.057/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.127/*        0.057/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.126/*        0.057/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.126/*        0.057/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.126/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.126/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.125/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.125/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.125/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.125/*        0.058/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.124/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.121/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	1.040    -0.121/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	1.039    -0.120/*        0.058/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	1.032    -0.120/*        0.065/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
UART_CLK(R)->RX_CLK(R)	1.032    -0.113/*        0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.039/*         0.061/*         DATA_SYNC_INST/enable_pulse_reg/SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.043/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.060    0.044/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	1.059    0.045/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	1.059    0.045/*         0.053/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	1.054    0.079/*         0.057/*         PLSE_GEN_INST/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.087/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.053    0.092/*         0.058/*         PLSE_GEN_INST/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.095/*         0.052/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.097/*         0.062/*         REG_FILE_INST/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.099/*         0.053/*         RST_SYNC1_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.101/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.102/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.103/*         0.059/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.104/*         0.053/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.105/*         0.060/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.105/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	1.038    0.105/*         0.059/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.057    0.106/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	1.042    0.106/*         0.056/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.106/*         0.060/*         RST_SYNC1_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    0.107/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.107/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.058    0.107/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    0.108/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.108/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	1.058    0.108/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.108/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	1.041    0.109/*         0.056/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    0.109/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.992    0.109/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.109/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.110/*         0.054/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	1.057    0.110/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.110/*         0.060/*         ALU_INST/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.111/*         0.060/*         PLSE_GEN_INST/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.111/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.111/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.112/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	1.058    0.112/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.161    0.112/*         0.060/*         ALU_INST/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.992    0.112/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.112/*         0.051/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.992    0.112/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.113/*         0.063/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.113/*         0.060/*         ALU_INST/\ALU_OUT_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	1.060    0.114/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.114/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.114/*         0.060/*         ALU_INST/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.115/*         0.060/*         ALU_INST/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.992    0.115/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	1.057    0.115/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.115/*         0.060/*         ALU_INST/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.116/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.116/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.116/*         0.061/*         REG_FILE_INST/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.116/*         0.060/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.116/*         0.061/*         REG_FILE_INST/\regArr_reg[5][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.116/*         0.060/*         ALU_INST/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.116/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.116/*         0.060/*         ALU_INST/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.116/*         0.061/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.116/*         0.060/*         ALU_INST/\ALU_OUT_reg[13] /SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.116/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.117/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.117/*         0.061/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.117/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.117/*         0.060/*         ALU_INST/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.117/*         0.061/*         ALU_INST/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.117/*         0.061/*         REG_FILE_INST/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.117/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.162    0.117/*         0.060/*         ALU_INST/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.161    0.117/*         0.060/*         ALU_INST/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.117/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.161    0.118/*         0.060/*         ALU_INST/\ALU_OUT_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	1.057    0.118/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[4][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.161    0.118/*         0.061/*         ALU_INST/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.985    0.118/*         0.061/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.118/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.118/*         0.061/*         REG_FILE_INST/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.119/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.992    0.119/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.119/*         0.052/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[10][6] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.119/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.119/*         0.061/*         REG_FILE_INST/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.119/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.120/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.120/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.120/*         0.061/*         REG_FILE_INST/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.121/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.121/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.121/*         0.061/*         REG_FILE_INST/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.122/*         0.061/*         REG_FILE_INST/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.122/*         0.061/*         REG_FILE_INST/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[9][0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.060    0.122/*         0.052/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.122/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.122/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.122/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.122/*         0.061/*         REG_FILE_INST/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[8][4] /SI    1
TX_CLK(R)->TX_CLK(R)	1.056    0.123/*         0.056/*         FIFO_INST/fifo_rd/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.987    0.123/*         0.065/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.123/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.990    0.123/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.123/*         0.061/*         REG_FILE_INST/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.124/*         0.064/*         SYS_CTRL_INST/\Address_s_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.124/*         0.061/*         REG_FILE_INST/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.124/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.124/*         0.061/*         REG_FILE_INST/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.125/*         0.064/*         SYS_CTRL_INST/\Address_s_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.125/*         0.061/*         REG_FILE_INST/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.125/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.125/*         0.061/*         REG_FILE_INST/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.125/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.126/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.126/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.990    0.126/*         0.061/*         PLSE_GEN_INST/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.126/*         0.061/*         REG_FILE_INST/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.127/*         0.061/*         REG_FILE_INST/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.127/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.127/*         0.061/*         REG_FILE_INST/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.127/*         0.058/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.985    0.127/*         0.061/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.127/*         0.061/*         REG_FILE_INST/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.127/*         0.062/*         REG_FILE_INST/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.988    0.127/*         0.061/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.127/*         0.061/*         REG_FILE_INST/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.127/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.127/*         0.061/*         REG_FILE_INST/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.128/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.128/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.128/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.128/*         0.061/*         REG_FILE_INST/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.128/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.128/*         0.061/*         REG_FILE_INST/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.128/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.128/*         0.061/*         REG_FILE_INST/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.128/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.988    0.128/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.128/*         0.061/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.128/*         0.061/*         REG_FILE_INST/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.128/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.129/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.129/*         0.061/*         REG_FILE_INST/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.129/*         0.071/*         FIFO_INST/fifo_wr/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.129/*         0.062/*         REG_FILE_INST/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.129/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.130/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.130/*         0.061/*         REG_FILE_INST/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.130/*         0.061/*         REG_FILE_INST/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.131/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.131/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.131/*         0.062/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.131/*         0.061/*         REG_FILE_INST/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.131/*         0.060/*         SYS_CTRL_INST/\state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.131/*         0.062/*         REG_FILE_INST/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.132/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /SI    1
RX_CLK(R)->RX_CLK(R)	1.045    0.132/*         0.051/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.133/*         0.062/*         REG_FILE_INST/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.133/*         0.061/*         REG_FILE_INST/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.988    0.133/*         0.062/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.133/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.134/*         0.056/*         DATA_SYNC_INST/sync_enable_F3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.134/*         0.062/*         DATA_SYNC_INST/sync_enable_F3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.134/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.134/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.135/*         0.062/*         REG_FILE_INST/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.135/*         0.062/*         REG_FILE_INST/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.135/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.135/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.136/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.137/*         0.061/*         REG_FILE_INST/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.137/*         0.052/*         DATA_SYNC_INST/\sync_bus_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	1.045    0.137/*         0.053/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.991    0.138/*         0.061/*         FIFO_INST/fifo_rd/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.138/*         0.065/*         SYS_CTRL_INST/\Address_s_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.138/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.139/*         0.062/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.014    0.140/*         0.061/*         RST_SYNC2_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.142/*         0.062/*         CLK_DIV_RX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.142/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.142/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.142/*         0.053/*         DATA_SYNC_INST/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.142/*         0.063/*         DATA_SYNC_INST/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.144/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.144/*         0.063/*         DATA_SYNC_INST/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.145/*         0.056/*         SYS_CTRL_INST/\Address_s_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.145/*         0.063/*         CLK_DIV_TX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.145/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.146/*         0.062/*         REG_FILE_INST/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.146/*         0.068/*         SYS_CTRL_INST/\Address_s_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.147/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.148/*         0.053/*         DATA_SYNC_INST/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.148/*         0.063/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.148/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.149/*         0.053/*         FIFO_INST/fifo_rd/\rptr_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	1.055    0.149/*         0.055/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	1.053    0.150/*         0.059/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.150/*         0.063/*         CLK_DIV_RX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.151/*         0.057/*         SYS_CTRL_INST/\Address_s_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	1.009    */0.151         */0.088         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.151/*         0.063/*         CLK_DIV_RX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    0.151/*         0.060/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.153/*         0.063/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.982    0.153/*         0.063/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.153/*         0.063/*         REG_FILE_INST/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.987    0.153/*         0.063/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.154/*         0.063/*         CLK_DIV_TX_INST/\counter_reg[4] /SI    1
TX_CLK(R)->TX_CLK(R)	1.058    0.154/*         0.052/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.154/*         0.064/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/SI    1
RX_CLK(R)->RX_CLK(R)	1.046    0.154/*         0.053/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	1.044    0.155/*         0.054/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.155/*         0.063/*         RST_SYNC1_INST/\FFs_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	1.043    0.155/*         0.054/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.155/*         0.063/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	1.021    */0.155         */0.089         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.157/*         0.064/*         CLK_DIV_TX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.011    0.159/*         0.064/*         CLK_DIV_TX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.159/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.160/*         0.064/*         CLK_DIV_RX_INST/\counter_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.044    0.161/*         0.054/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.161/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.042    0.162/*         0.056/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.163/*         0.064/*         DATA_SYNC_INST/\sync_bus_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	1.044    0.164/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.165/*         0.064/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.165/*         0.052/*         REG_FILE_INST/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.010    0.166/*         0.064/*         CLK_DIV_TX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.167/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.167/*         0.052/*         REG_FILE_INST/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.167/*         0.054/*         REG_FILE_INST/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.167/*         0.065/*         DATA_SYNC_INST/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[12][4] /D    1
TX_CLK(R)->TX_CLK(R)	1.052    0.168/*         0.057/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.168/*         0.052/*         REG_FILE_INST/\regArr_reg[10][0] /D    1
RX_CLK(R)->RX_CLK(R)	1.042    0.168/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.030    0.168/*         0.065/*         FIFO_INST/fifo_wr/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.169/*         0.052/*         REG_FILE_INST/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.169/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.985    0.169/*         0.065/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /D    1
RX_CLK(R)->RX_CLK(R)	1.043    0.170/*         0.055/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.170/*         0.052/*         REG_FILE_INST/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.170/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.171/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.171/*         0.053/*         REG_FILE_INST/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.171/*         0.052/*         REG_FILE_INST/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.172/*         0.065/*         REG_FILE_INST/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.172/*         0.065/*         SYS_CTRL_INST/\state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.172/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.172/*         0.052/*         REG_FILE_INST/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.173/*         0.053/*         REG_FILE_INST/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.173/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.173/*         0.053/*         REG_FILE_INST/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.173/*         0.052/*         REG_FILE_INST/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.976    0.173/*         0.069/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.173/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.173/*         0.053/*         REG_FILE_INST/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.174/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.174/*         0.053/*         REG_FILE_INST/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.174/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.174/*         0.053/*         REG_FILE_INST/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[8][1] /D    1
RX_CLK(R)->RX_CLK(R)	1.042    0.174/*         0.055/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.174/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.174/*         0.052/*         REG_FILE_INST/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.175/*         0.052/*         REG_FILE_INST/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.175/*         0.053/*         REG_FILE_INST/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.175/*         0.053/*         REG_FILE_INST/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.175/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.175/*         0.053/*         REG_FILE_INST/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.175/*         0.052/*         REG_FILE_INST/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.176/*         0.053/*         REG_FILE_INST/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.176/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.176/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.176/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.176/*         0.053/*         REG_FILE_INST/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.176/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.176/*         0.052/*         REG_FILE_INST/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.176/*         0.065/*         SYS_CTRL_INST/\state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.176/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.177/*         0.052/*         REG_FILE_INST/\regArr_reg[8][2] /D    1
TX_CLK(R)->TX_CLK(R)	1.056    0.177/*         0.053/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.009    0.177/*         0.065/*         CLK_DIV_TX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.177/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.177/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.177/*         0.052/*         REG_FILE_INST/\regArr_reg[9][4] /D    1
RX_CLK(R)->RX_CLK(R)	1.010    */0.177         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.177/*         0.052/*         REG_FILE_INST/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.177/*         0.052/*         REG_FILE_INST/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.177/*         0.053/*         REG_FILE_INST/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.177/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.178/*         0.053/*         REG_FILE_INST/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.178/*         0.053/*         REG_FILE_INST/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.178/*         0.052/*         REG_FILE_INST/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.178/*         0.052/*         REG_FILE_INST/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.178/*         0.065/*         REG_FILE_INST/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.178/*         0.052/*         REG_FILE_INST/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.178/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.178/*         0.053/*         REG_FILE_INST/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.178/*         0.053/*         REG_FILE_INST/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.179/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.179/*         0.052/*         REG_FILE_INST/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.179/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.179/*         0.053/*         REG_FILE_INST/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.179/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.180/*         0.052/*         REG_FILE_INST/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.180/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.180/*         0.053/*         REG_FILE_INST/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.180/*         0.053/*         REG_FILE_INST/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.180/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.180/*         0.053/*         REG_FILE_INST/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.181/*         0.052/*         REG_FILE_INST/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.181/*         0.056/*         FIFO_INST/fifo_wr/\wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.181/*         0.053/*         REG_FILE_INST/\regArr_reg[9][2] /D    1
TX_CLK(R)->TX_CLK(R)	1.056    0.181/*         0.054/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.181/*         0.052/*         REG_FILE_INST/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.181/*         0.052/*         REG_FILE_INST/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.181/*         0.053/*         REG_FILE_INST/\regArr_reg[7][4] /D    1
RX_CLK(R)->RX_CLK(R)	1.009    */0.181         */0.088         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.181/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.181/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.181/*         0.052/*         REG_FILE_INST/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.182/*         0.052/*         REG_FILE_INST/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.182/*         0.053/*         REG_FILE_INST/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.182/*         0.052/*         REG_FILE_INST/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.182/*         0.052/*         REG_FILE_INST/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.183/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.183/*         0.052/*         REG_FILE_INST/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.183/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /D    1
RX_CLK(R)->RX_CLK(R)	1.045    0.183/*         0.052/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.183/*         0.052/*         REG_FILE_INST/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.183/*         0.053/*         REG_FILE_INST/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.185/*         0.052/*         REG_FILE_INST/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.185/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.185/*         0.054/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.186/*         0.052/*         REG_FILE_INST/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    0.186/*         0.054/*         REG_FILE_INST/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.186/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.045    0.187/*         0.052/*         REG_FILE_INST/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.187/*         0.053/*         REG_FILE_INST/\RdData_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	1.041    0.187/*         0.057/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.984    0.188/*         0.068/*         FIFO_INST/fifo_rd/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.188/*         0.065/*         REG_FILE_INST/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.188/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.189/*         0.066/*         DATA_SYNC_INST/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.189/*         0.052/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.987    0.189/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	1.009    */0.190         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.191/*         0.054/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.191/*         0.066/*         REG_FILE_INST/\regArr_reg[3][7] /SI    1
TX_CLK(R)->TX_CLK(R)	1.059    0.192/*         0.052/*         FIFO_INST/fifo_rd/\rptr_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	1.057    0.192/*         0.054/*         FIFO_INST/fifo_rd/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.026    0.192/*         0.066/*         REG_FILE_INST/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.193/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.194/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.980    0.194/*         0.066/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.194/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.195/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.195/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.989    0.196/*         0.061/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.197/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.197/*         0.060/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.198/*         0.066/*         REG_FILE_INST/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.199/*         0.061/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.027    0.199/*         0.066/*         REG_FILE_INST/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.199/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.199/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.043    0.199/*         0.052/*         REG_FILE_INST/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.199/*         0.054/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.200/*         0.052/*         REG_FILE_INST/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.200/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.988    0.201/*         0.062/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.993    0.203/*         0.059/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.001    */0.203         */0.092         DATA_SYNC_INST/\sync_enable_FF_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.203/*         0.053/*         CLK_DIV_TX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.203/*         0.053/*         CLK_DIV_TX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.979    0.203/*         0.066/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.204/*         0.053/*         FIFO_INST/fifo_wr/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.984    0.204/*         0.065/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.204/*         0.055/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.988    0.204/*         0.061/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.206/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.206/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.207/*         0.053/*         FIFO_INST/fifo_wr/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.024    0.207/*         0.065/*         REG_FILE_INST/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.008    */0.207         */0.089         SYS_CTRL_INST/ALU_OUT_BYTE_reg/D    1
RX_CLK(R)->RX_CLK(R)	1.044    0.208/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.208/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.208/*         0.055/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /D    1
TX_CLK(R)->TX_CLK(R)	1.024    */0.208         */0.086         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.208/*         0.053/*         REG_FILE_INST/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.209/*         0.073/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.209/*         0.052/*         CLK_DIV_RX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.995    0.212/*         0.057/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.212/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.981    0.213/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.214/*         0.066/*         FIFO_INST/fifo_wr/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.023    0.215/*         0.052/*         CLK_DIV_TX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.216/*         0.065/*         FIFO_INST/fifo_wr/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.217/*         0.053/*         CLK_DIV_TX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.981    0.218/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.219/*         0.062/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.981    0.220/*         0.064/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.221/*         0.065/*         REG_FILE_INST/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.980    0.222/*         0.065/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.222/*         0.052/*         REG_FILE_INST/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.223/*         0.064/*         REG_FILE_INST/\regArr_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	1.020    0.223/*         0.073/*         RST_SYNC1_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.020    0.223/*         0.073/*         RST_SYNC1_INST/\FFs_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.013    0.224/*         0.061/*         CLK_DIV_RX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.981    0.224/*         0.064/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.224/*         0.063/*         SYS_CTRL_INST/\state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.225/*         0.052/*         REG_FILE_INST/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.226/*         0.064/*         REG_FILE_INST/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.226/*         0.052/*         REG_FILE_INST/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.025    0.227/*         0.065/*         REG_FILE_INST/\regArr_reg[2][1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.537    0.228/*         0.052/*         CLK_DIV_TX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.984    0.230/*         0.061/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.028    0.232/*         0.064/*         REG_FILE_INST/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.984    0.232/*         0.061/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.536    0.233/*         0.053/*         CLK_DIV_RX_INST/reg_div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.022    0.233/*         0.053/*         CLK_DIV_TX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.234/*         0.062/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.234/*         0.064/*         REG_FILE_INST/\regArr_reg[1][2] /SI    1
RX_CLK(R)->RX_CLK(R)	1.045    0.236/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.986    0.237/*         0.064/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.238/*         0.052/*         REG_FILE_INST/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.238/*         0.052/*         REG_FILE_INST/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.240/*         0.053/*         SYS_CTRL_INST/\state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.012    0.240/*         0.062/*         CLK_DIV_TX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.242/*         0.053/*         REG_FILE_INST/\regArr_reg[3][7] /D    1
RX_CLK(R)->RX_CLK(R)	1.044    0.242/*         0.052/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	1.001    0.242/*         0.073/*         RST_SYNC2_INST/\FFs_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.243/*         0.052/*         REG_FILE_INST/\regArr_reg[3][5] /D    1
UART_CLK(R)->UART_CLK(R)	1.015    0.244/*         0.056/*         CLK_DIV_TX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.245/*         0.063/*         REG_FILE_INST/\regArr_reg[1][7] /SI    1
UART_CLK(R)->UART_CLK(R)	1.014    0.246/*         0.056/*         CLK_DIV_RX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.004    */0.252         */0.087         SYS_CTRL_INST/\state_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.253/*         0.055/*         ALU_INST/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.253/*         0.047/*         REG_FILE_INST/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.254/*         0.062/*         REG_FILE_INST/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.256/*         0.052/*         FIFO_INST/fifo_wr/\wptr_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	1.010    */0.257         */0.087         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.257/*         0.053/*         REG_FILE_INST/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.257/*         0.054/*         REG_FILE_INST/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.258/*         0.062/*         REG_FILE_INST/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.044    0.259/*         0.046/*         REG_FILE_INST/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.261/*         0.062/*         REG_FILE_INST/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.262/*         0.062/*         REG_FILE_INST/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.263/*         0.062/*         REG_FILE_INST/\regArr_reg[0][6] /SI    1
RX_CLK(R)->RX_CLK(R)	1.045    0.265/*         0.053/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.031    0.266/*         0.061/*         REG_FILE_INST/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.267/*         0.052/*         SYS_CTRL_INST/\state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.268/*         0.052/*         REG_FILE_INST/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.269/*         0.061/*         REG_FILE_INST/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.271/*         0.061/*         REG_FILE_INST/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    0.271/*         0.061/*         REG_FILE_INST/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.272/*         0.052/*         SYS_CTRL_INST/\state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.273/*         0.061/*         REG_FILE_INST/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.277/*         0.053/*         REG_FILE_INST/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.278/*         0.054/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.278/*         0.052/*         REG_FILE_INST/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.279/*         0.053/*         REG_FILE_INST/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.032    0.279/*         0.061/*         REG_FILE_INST/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.990    0.280/*         0.061/*         FIFO_INST/fifo_rd/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.983    0.281/*         0.062/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.037    0.283/*         0.052/*         REG_FILE_INST/\regArr_reg[2][0] /D    1
RX_CLK(R)->RX_CLK(R)	1.010    */0.284         */0.087         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.286/*         0.060/*         REG_FILE_INST/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.990    0.287/*         0.061/*         FIFO_INST/fifo_rd/\rptr_reg[3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.529    0.288/*         0.060/*         CLK_DIV_TX_INST/reg_div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.292/*         0.053/*         REG_FILE_INST/\regArr_reg[1][1] /D    1
RX_CLK(R)->RX_CLK(R)	1.043    0.292/*         0.054/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	1.043    0.293/*         0.054/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.034    0.295/*         0.059/*         DATA_SYNC_INST/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.295/*         0.053/*         REG_FILE_INST/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.304/*         0.052/*         REG_FILE_INST/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.308/*         0.053/*         REG_FILE_INST/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.033    0.309/*         0.059/*         REG_FILE_INST/\regArr_reg[2][4] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.482    0.313/*         0.053/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.999    0.314/*         0.054/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.315/*         0.053/*         REG_FILE_INST/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.315/*         0.052/*         REG_FILE_INST/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.317/*         0.054/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.318/*         0.052/*         REG_FILE_INST/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.320/*         0.053/*         REG_FILE_INST/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.322/*         0.053/*         REG_FILE_INST/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.041    0.322/*         0.053/*         REG_FILE_INST/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.322/*         0.052/*         REG_FILE_INST/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.324/*         0.053/*         REG_FILE_INST/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    0.325/*         0.053/*         REG_FILE_INST/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.040    0.325/*         0.052/*         REG_FILE_INST/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.325/*         0.054/*         REG_FILE_INST/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.039    0.345/*         0.054/*         REG_FILE_INST/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.361/*         0.053/*         REG_FILE_INST/\regArr_reg[2][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.170    0.366/*         0.052/*         ALU_INST/\ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.170    0.366/*         0.052/*         ALU_INST/\ALU_OUT_reg[14] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.170    0.366/*         0.052/*         ALU_INST/\ALU_OUT_reg[13] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.170    0.367/*         0.052/*         ALU_INST/\ALU_OUT_reg[11] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.170    0.369/*         0.052/*         ALU_INST/\ALU_OUT_reg[10] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.169    0.371/*         0.052/*         ALU_INST/\ALU_OUT_reg[12] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.169    0.373/*         0.053/*         ALU_INST/\ALU_OUT_reg[9] /D    1
@(R)->SCAN_CLK(R)	1.151    0.383/*         -0.057/*        REG_FILE_INST/\regArr_reg[3][5] /SN    1
ALU_CLK(R)->ALU_CLK(R)	0.169    0.387/*         0.053/*         ALU_INST/\ALU_OUT_reg[8] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.169    0.388/*         0.053/*         ALU_INST/\ALU_OUT_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.395/*         0.054/*         ALU_INST/\ALU_OUT_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.395/*         0.054/*         ALU_INST/\ALU_OUT_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.398/*         0.054/*         ALU_INST/\ALU_OUT_reg[4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.399/*         0.054/*         ALU_INST/\ALU_OUT_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.401/*         0.055/*         ALU_INST/\ALU_OUT_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.405/*         0.055/*         ALU_INST/\ALU_OUT_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.406/*         0.055/*         ALU_INST/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.038    0.421/*         0.052/*         REG_FILE_INST/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	1.042    0.442/*         0.053/*         REG_FILE_INST/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.373    */0.465         */-0.034        CLK_GATE_INST/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	1.033    0.487/*         0.061/*         REG_FILE_INST/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.489/*         0.061/*         REG_FILE_INST/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.491/*         0.061/*         REG_FILE_INST/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.496/*         0.060/*         REG_FILE_INST/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.504/*         0.060/*         REG_FILE_INST/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.505/*         0.060/*         REG_FILE_INST/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	1.033    0.506/*         0.060/*         REG_FILE_INST/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    0.508/*         0.060/*         REG_FILE_INST/\regArr_reg[3][6] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.511/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.511/*         0.069/*         CLK_DIV_RX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	1.034    0.512/*         0.060/*         REG_FILE_INST/\regArr_reg[15][1] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.512/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	1.002    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	1.001    0.513/*         0.069/*         CLK_DIV_RX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.514/*         0.060/*         REG_FILE_INST/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.514/*         0.059/*         REG_FILE_INST/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.514/*         0.060/*         REG_FILE_INST/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.518/*         0.059/*         REG_FILE_INST/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.518/*         0.059/*         REG_FILE_INST/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.522/*         0.059/*         REG_FILE_INST/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.523/*         0.059/*         REG_FILE_INST/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.523/*         0.059/*         REG_FILE_INST/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.524/*         0.059/*         REG_FILE_INST/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.526/*         0.059/*         REG_FILE_INST/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.527/*         0.059/*         REG_FILE_INST/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.528/*         0.059/*         REG_FILE_INST/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.530/*         0.059/*         REG_FILE_INST/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.530/*         0.059/*         REG_FILE_INST/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.530/*         0.059/*         REG_FILE_INST/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.530/*         0.059/*         REG_FILE_INST/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.530/*         0.059/*         REG_FILE_INST/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.533/*         0.059/*         REG_FILE_INST/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.534/*         0.059/*         REG_FILE_INST/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.534/*         0.059/*         REG_FILE_INST/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.535/*         0.059/*         REG_FILE_INST/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.535/*         0.059/*         REG_FILE_INST/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.536/*         0.059/*         REG_FILE_INST/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.536/*         0.059/*         REG_FILE_INST/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.536/*         0.059/*         REG_FILE_INST/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.536/*         0.059/*         REG_FILE_INST/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.537/*         0.059/*         REG_FILE_INST/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	1.034    0.538/*         0.059/*         REG_FILE_INST/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    0.538/*         0.059/*         REG_FILE_INST/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	1.034    0.539/*         0.059/*         REG_FILE_INST/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    0.540/*         0.059/*         REG_FILE_INST/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.543/*         0.059/*         REG_FILE_INST/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.543/*         0.059/*         REG_FILE_INST/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.544/*         0.059/*         REG_FILE_INST/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.544/*         0.059/*         REG_FILE_INST/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.544/*         0.059/*         REG_FILE_INST/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.544/*         0.059/*         REG_FILE_INST/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.544/*         0.059/*         REG_FILE_INST/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.545/*         0.059/*         REG_FILE_INST/\regArr_reg[5][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.683/*         0.061/*         CLK_DIV_TX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.689/*         0.062/*         CLK_DIV_RX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.260    0.861/*         0.053/*         RST_SYNC2_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.253    0.869/*         0.060/*         RST_SYNC2_INST/\FFs_reg[1] /SI    1
@(R)->SCAN_CLK(R)	1.029    0.912/*         0.062/*         REG_FILE_INST/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.912/*         0.062/*         REG_FILE_INST/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.912/*         0.062/*         REG_FILE_INST/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	1.027    0.922/*         0.062/*         REG_FILE_INST/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	1.027    0.925/*         0.062/*         REG_FILE_INST/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	1.027    0.925/*         0.062/*         REG_FILE_INST/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.930/*         0.062/*         REG_FILE_INST/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.931/*         0.062/*         REG_FILE_INST/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.931/*         0.062/*         REG_FILE_INST/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.938/*         0.062/*         REG_FILE_INST/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.939/*         0.062/*         REG_FILE_INST/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.941/*         0.062/*         REG_FILE_INST/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.943/*         0.062/*         REG_FILE_INST/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.948/*         0.062/*         REG_FILE_INST/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.948/*         0.062/*         REG_FILE_INST/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.948/*         0.062/*         REG_FILE_INST/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.948/*         0.062/*         REG_FILE_INST/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.949/*         0.062/*         REG_FILE_INST/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.952/*         0.062/*         REG_FILE_INST/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	1.029    0.952/*         0.062/*         REG_FILE_INST/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.953/*         0.062/*         REG_FILE_INST/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.954/*         0.062/*         REG_FILE_INST/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.956/*         0.062/*         REG_FILE_INST/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.957/*         0.061/*         REG_FILE_INST/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.958/*         0.061/*         REG_FILE_INST/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.958/*         0.061/*         REG_FILE_INST/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.958/*         0.061/*         REG_FILE_INST/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.959/*         0.061/*         REG_FILE_INST/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.959/*         0.061/*         REG_FILE_INST/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.959/*         0.061/*         REG_FILE_INST/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	1.035    0.959/*         0.061/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/RN    1
@(R)->SCAN_CLK(R)	1.033    0.960/*         0.061/*         REG_FILE_INST/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.961/*         0.061/*         REG_FILE_INST/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.961/*         0.061/*         REG_FILE_INST/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.961/*         0.061/*         REG_FILE_INST/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.963/*         0.061/*         REG_FILE_INST/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.963/*         0.061/*         REG_FILE_INST/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.965/*         0.061/*         REG_FILE_INST/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.965/*         0.061/*         REG_FILE_INST/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.966/*         0.061/*         REG_FILE_INST/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.966/*         0.061/*         REG_FILE_INST/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.970/*         0.061/*         REG_FILE_INST/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	1.035    0.970/*         0.061/*         REG_FILE_INST/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    0.970/*         0.061/*         REG_FILE_INST/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	1.023    0.971/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.971/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.972/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.972/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.972/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.972/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	1.032    0.972/*         0.061/*         REG_FILE_INST/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.973/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.973/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	1.023    0.974/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.974/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.974/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.975/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.975/*         0.061/*         SYS_CTRL_INST/\state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.975/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	1.031    0.975/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.976/*         0.061/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	1.030    0.976/*         0.061/*         SYS_CTRL_INST/\state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.023    0.979/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.023    0.979/*         0.069/*         SYS_CTRL_INST/\Address_s_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.520    0.991/*         0.069/*         CLK_DIV_RX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.239    1.004/*         0.074/*         RST_SYNC2_INST/\FFs_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.145    1.154/*         -0.056/*        REG_FILE_INST/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	1.146    1.159/*         -0.056/*        REG_FILE_INST/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	1.029    1.233/*         0.063/*         REG_FILE_INST/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.234/*         0.063/*         REG_FILE_INST/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.235/*         0.063/*         REG_FILE_INST/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.235/*         0.063/*         REG_FILE_INST/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	1.029    1.236/*         0.063/*         REG_FILE_INST/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.239/*         0.063/*         REG_FILE_INST/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.239/*         0.063/*         REG_FILE_INST/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.244/*         0.063/*         REG_FILE_INST/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.250/*         0.062/*         REG_FILE_INST/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	1.027    1.257/*         0.062/*         REG_FILE_INST/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	1.027    1.262/*         0.062/*         REG_FILE_INST/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	1.027    1.265/*         0.062/*         REG_FILE_INST/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	1.027    1.266/*         0.062/*         REG_FILE_INST/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.270/*         0.061/*         REG_FILE_INST/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.272/*         0.061/*         REG_FILE_INST/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.272/*         0.061/*         REG_FILE_INST/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.272/*         0.061/*         REG_FILE_INST/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.273/*         0.061/*         REG_FILE_INST/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.273/*         0.061/*         REG_FILE_INST/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.273/*         0.061/*         REG_FILE_INST/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.273/*         0.061/*         REG_FILE_INST/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.275/*         0.061/*         REG_FILE_INST/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	1.029    1.278/*         0.061/*         REG_FILE_INST/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	1.028    1.278/*         0.061/*         REG_FILE_INST/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.279/*         0.061/*         REG_FILE_INST/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	1.029    1.279/*         0.061/*         REG_FILE_INST/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	1.030    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	1.029    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	1.030    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.280/*         0.061/*         REG_FILE_INST/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.286/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/enable_pulse_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.287/*         0.061/*         ALU_INST/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.031    1.287/*         0.061/*         DATA_SYNC_INST/\sync_bus_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.288/*         0.061/*         ALU_INST/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.289/*         0.061/*         ALU_INST/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.291/*         0.061/*         ALU_INST/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.291/*         0.061/*         ALU_INST/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.291/*         0.061/*         ALU_INST/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.292/*         0.061/*         ALU_INST/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.292/*         0.061/*         ALU_INST/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.292/*         0.061/*         ALU_INST/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.293/*         0.061/*         ALU_INST/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.293/*         0.061/*         ALU_INST/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.293/*         0.061/*         ALU_INST/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.461    1.294/*         0.061/*         ALU_INST/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.462    1.295/*         0.061/*         ALU_INST/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.462    1.295/*         0.061/*         ALU_INST/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.462    1.295/*         0.061/*         ALU_INST/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.462    1.295/*         0.061/*         ALU_INST/\ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	1.036    1.356/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.365/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.369/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.371/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.375/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.375/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.375/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.375/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.376/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.376/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.377/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.377/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.377/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.377/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.382/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.383/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.383/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_wr/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.384/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.388/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.390/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.391/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.393/*         0.060/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.397/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.399/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.400/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.401/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.401/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.402/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.402/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.403/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.403/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.403/*         0.059/*         FIFO_INST/fifo_wr/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.403/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.035    1.403/*         0.059/*         FIFO_INST/fifo_wr/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.406/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	1.036    1.407/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	1.036    1.407/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	1.036    1.407/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.036    1.407/*         0.059/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.409/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.409/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.409/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.409/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	1.027    1.410/*         0.067/*         FIFO_INST/fifo_wr/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.411/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.411/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.411/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.412/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.413/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.413/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.413/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.414/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.414/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.414/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.415/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.415/*         0.059/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.415/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	1.034    1.415/*         0.059/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.416/*         0.059/*         DATA_SYNC_INST/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.416/*         0.059/*         DATA_SYNC_INST/sync_enable_F3_reg/RN    1
@(R)->SCAN_CLK(R)	1.033    1.417/*         0.059/*         DATA_SYNC_INST/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.418/*         0.059/*         SYS_CTRL_INST/\state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	1.033    1.418/*         0.059/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	1.032    1.418/*         0.059/*         SYS_CTRL_INST/\state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	1.036    2.974/*         0.059/*         REG_FILE_INST/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.035    2.979/*         0.060/*         REG_FILE_INST/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	1.029    3.036/*         0.064/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.263         */4.000         SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.266         */4.000         SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   */5.292         */4.000         SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-3.900   5.432/*         4.000/*         SO[2]    1
TX_CLK(R)->TX_CLK(R)	-53.382  */54.744        */54.253        UART_TX_O    1
RX_CLK(R)->UART_CLK(R)	-54.153  */55.498        */54.253        parity_error    1
RX_CLK(R)->UART_CLK(R)	-54.153  */55.522        */54.253        framing_error    1
