{
  "module_name": "drx_driver.h",
  "hash_id": "75e1d4b53325eab44b9f2b766173638aa907c616eced28769e46a045afa063bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drx39xyj/drx_driver.h",
  "human_readable_source": " \n\n#ifndef __DRXDRIVER_H__\n#define __DRXDRIVER_H__\n\n#include <linux/kernel.h>\n#include <linux/errno.h>\n#include <linux/firmware.h>\n#include <linux/i2c.h>\n\n \nstruct i2c_device_addr {\n\tu16 i2c_addr;\t\t \n\tu16 i2c_dev_id;\t\t \n\tvoid *user_data;\t\t \n};\n\n \n#define IS_I2C_10BIT(addr) \\\n\t (((addr) & 0xF8) == 0xF0)\n\n \n\n \nint drxbsp_i2c_init(void);\n\n \nint drxbsp_i2c_term(void);\n\n \nint drxbsp_i2c_write_read(struct i2c_device_addr *w_dev_addr,\n\t\t\t\t\tu16 w_count,\n\t\t\t\t\tu8 *wData,\n\t\t\t\t\tstruct i2c_device_addr *r_dev_addr,\n\t\t\t\t\tu16 r_count, u8 *r_data);\n\n \nchar *drxbsp_i2c_error_text(void);\n\n \nextern int drx_i2c_error_g;\n\n#define TUNER_MODE_SUB0    0x0001\t \n#define TUNER_MODE_SUB1    0x0002\t \n#define TUNER_MODE_SUB2    0x0004\t \n#define TUNER_MODE_SUB3    0x0008\t \n#define TUNER_MODE_SUB4    0x0010\t \n#define TUNER_MODE_SUB5    0x0020\t \n#define TUNER_MODE_SUB6    0x0040\t \n#define TUNER_MODE_SUB7    0x0080\t \n\n#define TUNER_MODE_DIGITAL 0x0100\t \n#define TUNER_MODE_ANALOG  0x0200\t \n#define TUNER_MODE_SWITCH  0x0400\t \n#define TUNER_MODE_LOCK    0x0800\t \n#define TUNER_MODE_6MHZ    0x1000\t \n#define TUNER_MODE_7MHZ    0x2000\t \n#define TUNER_MODE_8MHZ    0x4000\t \n\n#define TUNER_MODE_SUB_MAX 8\n#define TUNER_MODE_SUBALL  (TUNER_MODE_SUB0 | TUNER_MODE_SUB1 | \\\n\t\t\t      TUNER_MODE_SUB2 | TUNER_MODE_SUB3 | \\\n\t\t\t      TUNER_MODE_SUB4 | TUNER_MODE_SUB5 | \\\n\t\t\t      TUNER_MODE_SUB6 | TUNER_MODE_SUB7)\n\n\nenum tuner_lock_status {\n\tTUNER_LOCKED,\n\tTUNER_NOT_LOCKED\n};\n\nstruct tuner_common {\n\tchar *name;\t \n\ts32 min_freq_rf;\t \n\ts32 max_freq_rf;\t \n\n\tu8 sub_mode;\t \n\tchar ***sub_mode_descriptions;\t \n\tu8 sub_modes;\t \n\n\t \n\tvoid *self_check;\t \n\tbool programmed;\t \n\ts32 r_ffrequency;\t \n\ts32 i_ffrequency;\t \n\n\tvoid *my_user_data;\t \n\tu16 my_capabilities;\t \n};\n\nstruct tuner_instance;\n\ntypedef int(*tuner_open_func_t) (struct tuner_instance *tuner);\ntypedef int(*tuner_close_func_t) (struct tuner_instance *tuner);\n\ntypedef int(*tuner_set_frequency_func_t) (struct tuner_instance *tuner,\n\t\t\t\t\t\tu32 mode,\n\t\t\t\t\t\ts32\n\t\t\t\t\t\tfrequency);\n\ntypedef int(*tuner_get_frequency_func_t) (struct tuner_instance *tuner,\n\t\t\t\t\t\tu32 mode,\n\t\t\t\t\t\ts32 *\n\t\t\t\t\t\tr_ffrequency,\n\t\t\t\t\t\ts32 *\n\t\t\t\t\t\ti_ffrequency);\n\ntypedef int(*tuner_lock_status_func_t) (struct tuner_instance *tuner,\n\t\t\t\t\t\tenum tuner_lock_status *\n\t\t\t\t\t\tlock_stat);\n\ntypedef int(*tune_ri2c_write_read_func_t) (struct tuner_instance *tuner,\n\t\t\t\t\t\tstruct i2c_device_addr *\n\t\t\t\t\t\tw_dev_addr, u16 w_count,\n\t\t\t\t\t\tu8 *wData,\n\t\t\t\t\t\tstruct i2c_device_addr *\n\t\t\t\t\t\tr_dev_addr, u16 r_count,\n\t\t\t\t\t\tu8 *r_data);\n\nstruct tuner_ops {\n\ttuner_open_func_t open_func;\n\ttuner_close_func_t close_func;\n\ttuner_set_frequency_func_t set_frequency_func;\n\ttuner_get_frequency_func_t get_frequency_func;\n\ttuner_lock_status_func_t lock_status_func;\n\ttune_ri2c_write_read_func_t i2c_write_read_func;\n\n};\n\nstruct tuner_instance {\n\tstruct i2c_device_addr my_i2c_dev_addr;\n\tstruct tuner_common *my_common_attr;\n\tvoid *my_ext_attr;\n\tstruct tuner_ops *my_funct;\n};\n\nint drxbsp_tuner_set_frequency(struct tuner_instance *tuner,\n\t\t\t\t\tu32 mode,\n\t\t\t\t\ts32 frequency);\n\nint drxbsp_tuner_get_frequency(struct tuner_instance *tuner,\n\t\t\t\t\tu32 mode,\n\t\t\t\t\ts32 *r_ffrequency,\n\t\t\t\t\ts32 *i_ffrequency);\n\nint drxbsp_tuner_default_i2c_write_read(struct tuner_instance *tuner,\n\t\t\t\t\t\tstruct i2c_device_addr *w_dev_addr,\n\t\t\t\t\t\tu16 w_count,\n\t\t\t\t\t\tu8 *wData,\n\t\t\t\t\t\tstruct i2c_device_addr *r_dev_addr,\n\t\t\t\t\t\tu16 r_count, u8 *r_data);\n\n \n\n \n#ifndef DRXDAP_SINGLE_MASTER\n#define DRXDAP_SINGLE_MASTER 1\n#endif\n\n \n#ifndef DRXDAP_MAX_WCHUNKSIZE\n#define  DRXDAP_MAX_WCHUNKSIZE 60\n#endif\n\n \n#ifndef DRXDAP_MAX_RCHUNKSIZE\n#define  DRXDAP_MAX_RCHUNKSIZE 60\n#endif\n\n \n\n \n#ifndef DRX_UNKNOWN\n#define DRX_UNKNOWN (254)\n#endif\n\n \n#ifndef DRX_AUTO\n#define DRX_AUTO    (255)\n#endif\n\n \n\n \n#define DRX_CAPABILITY_HAS_LNA           (1UL <<  0)\n \n#define DRX_CAPABILITY_HAS_OOBRX         (1UL <<  1)\n \n#define DRX_CAPABILITY_HAS_ATV           (1UL <<  2)\n \n#define DRX_CAPABILITY_HAS_DVBT          (1UL <<  3)\n \n#define DRX_CAPABILITY_HAS_ITUB          (1UL <<  4)\n \n#define DRX_CAPABILITY_HAS_AUD           (1UL <<  5)\n \n#define DRX_CAPABILITY_HAS_SAWSW         (1UL <<  6)\n \n#define DRX_CAPABILITY_HAS_GPIO1         (1UL <<  7)\n \n#define DRX_CAPABILITY_HAS_GPIO2         (1UL <<  8)\n \n#define DRX_CAPABILITY_HAS_IRQN          (1UL <<  9)\n \n#define DRX_CAPABILITY_HAS_8VSB          (1UL << 10)\n \n#define DRX_CAPABILITY_HAS_SMATX         (1UL << 11)\n \n#define DRX_CAPABILITY_HAS_SMARX         (1UL << 12)\n \n#define DRX_CAPABILITY_HAS_ITUAC         (1UL << 13)\n\n \n \n#define DRX_VERSIONSTRING(MAJOR, MINOR, PATCH) \\\n\t DRX_VERSIONSTRING_HELP(MAJOR)\".\" \\\n\t DRX_VERSIONSTRING_HELP(MINOR)\".\" \\\n\t DRX_VERSIONSTRING_HELP(PATCH)\n#define DRX_VERSIONSTRING_HELP(NUM) #NUM\n\n \n#define DRX_16TO8(x) ((u8) (((u16)x) & 0xFF)), \\\n\t\t\t((u8)((((u16)x)>>8)&0xFF))\n\n \n#define DRX_U16TODRXFREQ(x)   ((x & 0x8000) ? \\\n\t\t\t\t ((s32) \\\n\t\t\t\t    (((u32) x) | 0xFFFF0000)) : \\\n\t\t\t\t ((s32) x))\n\n \n\n \nenum drx_standard {\n\tDRX_STANDARD_DVBT = 0,  \n\tDRX_STANDARD_8VSB,      \n\tDRX_STANDARD_NTSC,      \n\tDRX_STANDARD_PAL_SECAM_BG,\n\t\t\t\t \n\tDRX_STANDARD_PAL_SECAM_DK,\n\t\t\t\t \n\tDRX_STANDARD_PAL_SECAM_I,\n\t\t\t\t \n\tDRX_STANDARD_PAL_SECAM_L,\n\t\t\t\t \n\tDRX_STANDARD_PAL_SECAM_LP,\n\t\t\t\t \n\tDRX_STANDARD_ITU_A,     \n\tDRX_STANDARD_ITU_B,     \n\tDRX_STANDARD_ITU_C,     \n\tDRX_STANDARD_ITU_D,     \n\tDRX_STANDARD_FM,        \n\tDRX_STANDARD_DTMB,      \n\tDRX_STANDARD_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t \n\tDRX_STANDARD_AUTO = DRX_AUTO\n\t\t\t\t \n};\n\n \nenum drx_substandard {\n\tDRX_SUBSTANDARD_MAIN = 0,  \n\tDRX_SUBSTANDARD_ATV_BG_SCANDINAVIA,\n\tDRX_SUBSTANDARD_ATV_DK_POLAND,\n\tDRX_SUBSTANDARD_ATV_DK_CHINA,\n\tDRX_SUBSTANDARD_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_SUBSTANDARD_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_bandwidth {\n\tDRX_BANDWIDTH_8MHZ = 0,\t  \n\tDRX_BANDWIDTH_7MHZ,\t  \n\tDRX_BANDWIDTH_6MHZ,\t  \n\tDRX_BANDWIDTH_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_BANDWIDTH_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_mirror {\n\tDRX_MIRROR_NO = 0,    \n\tDRX_MIRROR_YES,\t      \n\tDRX_MIRROR_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t \n\tDRX_MIRROR_AUTO = DRX_AUTO\n\t\t\t\t \n};\n\n \nenum drx_modulation {\n\tDRX_CONSTELLATION_BPSK = 0,   \n\tDRX_CONSTELLATION_QPSK,\t      \n\tDRX_CONSTELLATION_PSK8,\t      \n\tDRX_CONSTELLATION_QAM16,      \n\tDRX_CONSTELLATION_QAM32,      \n\tDRX_CONSTELLATION_QAM64,      \n\tDRX_CONSTELLATION_QAM128,     \n\tDRX_CONSTELLATION_QAM256,     \n\tDRX_CONSTELLATION_QAM512,     \n\tDRX_CONSTELLATION_QAM1024,    \n\tDRX_CONSTELLATION_QPSK_NR,    \n\tDRX_CONSTELLATION_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_CONSTELLATION_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_hierarchy {\n\tDRX_HIERARCHY_NONE = 0,\t \n\tDRX_HIERARCHY_ALPHA1,\t \n\tDRX_HIERARCHY_ALPHA2,\t \n\tDRX_HIERARCHY_ALPHA4,\t \n\tDRX_HIERARCHY_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t \n\tDRX_HIERARCHY_AUTO = DRX_AUTO\n\t\t\t\t \n};\n\n \nenum drx_priority {\n\tDRX_PRIORITY_LOW = 0,   \n\tDRX_PRIORITY_HIGH,      \n\tDRX_PRIORITY_UNKNOWN = DRX_UNKNOWN\n\t\t\t\t \n};\n\n \nenum drx_coderate {\n\t\tDRX_CODERATE_1DIV2 = 0,\t \n\t\tDRX_CODERATE_2DIV3,\t \n\t\tDRX_CODERATE_3DIV4,\t \n\t\tDRX_CODERATE_5DIV6,\t \n\t\tDRX_CODERATE_7DIV8,\t \n\t\tDRX_CODERATE_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\t\tDRX_CODERATE_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_guard {\n\tDRX_GUARD_1DIV32 = 0,  \n\tDRX_GUARD_1DIV16,      \n\tDRX_GUARD_1DIV8,       \n\tDRX_GUARD_1DIV4,       \n\tDRX_GUARD_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t \n\tDRX_GUARD_AUTO = DRX_AUTO\n\t\t\t\t \n};\n\n \nenum drx_fft_mode {\n\tDRX_FFTMODE_2K = 0,     \n\tDRX_FFTMODE_4K,\t        \n\tDRX_FFTMODE_8K,\t        \n\tDRX_FFTMODE_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t \n\tDRX_FFTMODE_AUTO = DRX_AUTO\n\t\t\t\t \n};\n\n \nenum drx_classification {\n\tDRX_CLASSIFICATION_GAUSS = 0,  \n\tDRX_CLASSIFICATION_HVY_GAUSS,  \n\tDRX_CLASSIFICATION_COCHANNEL,  \n\tDRX_CLASSIFICATION_STATIC,     \n\tDRX_CLASSIFICATION_MOVING,     \n\tDRX_CLASSIFICATION_ZERODB,     \n\tDRX_CLASSIFICATION_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_CLASSIFICATION_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_interleave_mode {\n\tDRX_INTERLEAVEMODE_I128_J1 = 0,\n\tDRX_INTERLEAVEMODE_I128_J1_V2,\n\tDRX_INTERLEAVEMODE_I128_J2,\n\tDRX_INTERLEAVEMODE_I64_J2,\n\tDRX_INTERLEAVEMODE_I128_J3,\n\tDRX_INTERLEAVEMODE_I32_J4,\n\tDRX_INTERLEAVEMODE_I128_J4,\n\tDRX_INTERLEAVEMODE_I16_J8,\n\tDRX_INTERLEAVEMODE_I128_J5,\n\tDRX_INTERLEAVEMODE_I8_J16,\n\tDRX_INTERLEAVEMODE_I128_J6,\n\tDRX_INTERLEAVEMODE_RESERVED_11,\n\tDRX_INTERLEAVEMODE_I128_J7,\n\tDRX_INTERLEAVEMODE_RESERVED_13,\n\tDRX_INTERLEAVEMODE_I128_J8,\n\tDRX_INTERLEAVEMODE_RESERVED_15,\n\tDRX_INTERLEAVEMODE_I12_J17,\n\tDRX_INTERLEAVEMODE_I5_J4,\n\tDRX_INTERLEAVEMODE_B52_M240,\n\tDRX_INTERLEAVEMODE_B52_M720,\n\tDRX_INTERLEAVEMODE_B52_M48,\n\tDRX_INTERLEAVEMODE_B52_M0,\n\tDRX_INTERLEAVEMODE_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_INTERLEAVEMODE_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_carrier_mode {\n\tDRX_CARRIER_MULTI = 0,\t\t \n\tDRX_CARRIER_SINGLE,\t\t \n\tDRX_CARRIER_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_CARRIER_AUTO = DRX_AUTO\t \n};\n\n \nenum drx_frame_mode {\n\tDRX_FRAMEMODE_420 = 0,\t  \n\tDRX_FRAMEMODE_595,\t  \n\tDRX_FRAMEMODE_945,\t  \n\tDRX_FRAMEMODE_420_FIXED_PN,\n\t\t\t\t\t \n\tDRX_FRAMEMODE_945_FIXED_PN,\n\t\t\t\t\t \n\tDRX_FRAMEMODE_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_FRAMEMODE_AUTO = DRX_AUTO\n\t\t\t\t\t \n};\n\n \nenum drx_tps_frame {\n\tDRX_TPS_FRAME1 = 0,\t   \n\tDRX_TPS_FRAME2,\t\t   \n\tDRX_TPS_FRAME3,\t\t   \n\tDRX_TPS_FRAME4,\t\t   \n\tDRX_TPS_FRAME_UNKNOWN = DRX_UNKNOWN\n\t\t\t\t\t \n};\n\n \nenum drx_ldpc {\n\tDRX_LDPC_0_4 = 0,\t   \n\tDRX_LDPC_0_6,\t\t   \n\tDRX_LDPC_0_8,\t\t   \n\tDRX_LDPC_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_LDPC_AUTO = DRX_AUTO   \n};\n\n \nenum drx_pilot_mode {\n\tDRX_PILOT_ON = 0,\t   \n\tDRX_PILOT_OFF,\t\t   \n\tDRX_PILOT_UNKNOWN = DRX_UNKNOWN,\n\t\t\t\t\t \n\tDRX_PILOT_AUTO = DRX_AUTO  \n};\n\n \nenum drxu_code_action {\n\tUCODE_UPLOAD,\n\tUCODE_VERIFY\n};\n\n \n\nenum drx_lock_status {\n\tDRX_NEVER_LOCK = 0,\n\tDRX_NOT_LOCKED,\n\tDRX_LOCK_STATE_1,\n\tDRX_LOCK_STATE_2,\n\tDRX_LOCK_STATE_3,\n\tDRX_LOCK_STATE_4,\n\tDRX_LOCK_STATE_5,\n\tDRX_LOCK_STATE_6,\n\tDRX_LOCK_STATE_7,\n\tDRX_LOCK_STATE_8,\n\tDRX_LOCK_STATE_9,\n\tDRX_LOCKED\n};\n\n \nenum drx_uio {\n\tDRX_UIO1,\n\tDRX_UIO2,\n\tDRX_UIO3,\n\tDRX_UIO4,\n\tDRX_UIO5,\n\tDRX_UIO6,\n\tDRX_UIO7,\n\tDRX_UIO8,\n\tDRX_UIO9,\n\tDRX_UIO10,\n\tDRX_UIO11,\n\tDRX_UIO12,\n\tDRX_UIO13,\n\tDRX_UIO14,\n\tDRX_UIO15,\n\tDRX_UIO16,\n\tDRX_UIO17,\n\tDRX_UIO18,\n\tDRX_UIO19,\n\tDRX_UIO20,\n\tDRX_UIO21,\n\tDRX_UIO22,\n\tDRX_UIO23,\n\tDRX_UIO24,\n\tDRX_UIO25,\n\tDRX_UIO26,\n\tDRX_UIO27,\n\tDRX_UIO28,\n\tDRX_UIO29,\n\tDRX_UIO30,\n\tDRX_UIO31,\n\tDRX_UIO32,\n\tDRX_UIO_MAX = DRX_UIO32\n};\n\n \nenum drxuio_mode {\n\tDRX_UIO_MODE_DISABLE = 0x01,\n\t\t\t     \n\tDRX_UIO_MODE_READWRITE = 0x02,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE = 0x04,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE0 = DRX_UIO_MODE_FIRMWARE,\n\t\t\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE1 = 0x08,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE2 = 0x10,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE3 = 0x20,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE4 = 0x40,\n\t\t\t     \n\tDRX_UIO_MODE_FIRMWARE5 = 0x80\n\t\t\t     \n};\n\n \nenum drxoob_downstream_standard {\n\tDRX_OOB_MODE_A = 0,\n\t\t        \n\tDRX_OOB_MODE_B_GRADE_A,\n\t\t        \n\tDRX_OOB_MODE_B_GRADE_B\n\t\t        \n};\n\n \n\n \n \n \n \n \n\n#ifndef DRX_CFG_BASE\n#define DRX_CFG_BASE          0\n#endif\n\n#define DRX_CFG_MPEG_OUTPUT         (DRX_CFG_BASE +  0)\t \n#define DRX_CFG_PKTERR              (DRX_CFG_BASE +  1)\t \n#define DRX_CFG_SYMCLK_OFFS         (DRX_CFG_BASE +  2)\t \n#define DRX_CFG_SMA                 (DRX_CFG_BASE +  3)\t \n#define DRX_CFG_PINSAFE             (DRX_CFG_BASE +  4)\t \n#define DRX_CFG_SUBSTANDARD         (DRX_CFG_BASE +  5)\t \n#define DRX_CFG_AUD_VOLUME          (DRX_CFG_BASE +  6)\t \n#define DRX_CFG_AUD_RDS             (DRX_CFG_BASE +  7)\t \n#define DRX_CFG_AUD_AUTOSOUND       (DRX_CFG_BASE +  8)\t \n#define DRX_CFG_AUD_ASS_THRES       (DRX_CFG_BASE +  9)\t \n#define DRX_CFG_AUD_DEVIATION       (DRX_CFG_BASE + 10)\t \n#define DRX_CFG_AUD_PRESCALE        (DRX_CFG_BASE + 11)\t \n#define DRX_CFG_AUD_MIXER           (DRX_CFG_BASE + 12)\t \n#define DRX_CFG_AUD_AVSYNC          (DRX_CFG_BASE + 13)\t \n#define DRX_CFG_AUD_CARRIER         (DRX_CFG_BASE + 14)\t \n#define DRX_CFG_I2S_OUTPUT          (DRX_CFG_BASE + 15)\t \n#define DRX_CFG_ATV_STANDARD        (DRX_CFG_BASE + 16)\t \n#define DRX_CFG_SQI_SPEED           (DRX_CFG_BASE + 17)\t \n#define DRX_CTRL_CFG_MAX            (DRX_CFG_BASE + 18)\t \n\n#define DRX_CFG_PINS_SAFE_MODE      DRX_CFG_PINSAFE\n \n \n \n \n \n\n \nstruct drxu_code_info {\n\tchar\t\t\t*mc_file;\n};\n\n \n#define AUX_VER_RECORD 0x8000\n\nstruct drx_mc_version_rec {\n\tu16 aux_type;\t \n\tu32 mc_dev_type;\t \n\tu32 mc_version;\t \n\tu32 mc_base_version;\t \n};\n\n \n\n \nstruct drx_filter_info {\n\tu8 *data_re;\n\t       \n\tu8 *data_im;\n\t       \n\tu16 size_re;\n\t       \n\tu16 size_im;\n\t       \n};\n\n \n\n \nstruct drx_channel {\n\ts32 frequency;\n\t\t\t\t \n\tenum drx_bandwidth bandwidth;\n\t\t\t\t \n\tenum drx_mirror mirror;\t \n\tenum drx_modulation constellation;\n\t\t\t\t \n\tenum drx_hierarchy hierarchy;\n\t\t\t\t \n\tenum drx_priority priority;\t \n\tenum drx_coderate coderate;\t \n\tenum drx_guard guard;\t \n\tenum drx_fft_mode fftmode;\t \n\tenum drx_classification classification;\n\t\t\t\t \n\tu32 symbolrate;\n\t\t\t\t \n\tenum drx_interleave_mode interleavemode;\n\t\t\t\t \n\tenum drx_ldpc ldpc;\t\t \n\tenum drx_carrier_mode carrier;\t \n\tenum drx_frame_mode framemode;\n\t\t\t\t \n\tenum drx_pilot_mode pilot;\t \n};\n\n \n\nenum drx_cfg_sqi_speed {\n\tDRX_SQI_SPEED_FAST = 0,\n\tDRX_SQI_SPEED_MEDIUM,\n\tDRX_SQI_SPEED_SLOW,\n\tDRX_SQI_SPEED_UNKNOWN = DRX_UNKNOWN\n};\n\n \n\n \nstruct drx_complex {\n\ts16 im;\n      \n\ts16 re;\n      \n};\n\n \n\n \nstruct drx_frequency_plan {\n\ts32 first;\n\t\t      \n\ts32 last;\n\t\t      \n\ts32 step;\n\t\t      \n\tenum drx_bandwidth bandwidth;\n\t\t      \n\tu16 ch_number;\n\t\t      \n\tchar **ch_names;\n\t\t      \n};\n\n \n\n \nstruct drx_scan_param {\n\tstruct drx_frequency_plan *frequency_plan;\n\t\t\t\t   \n\tu16 frequency_plan_size;   \n\tu32 num_tries;\t\t   \n\ts32 skip;\t   \n\tvoid *ext_params;\t   \n};\n\n \n\n \nenum drx_scan_command {\n\t\tDRX_SCAN_COMMAND_INIT = 0, \n\t\tDRX_SCAN_COMMAND_NEXT,\t   \n\t\tDRX_SCAN_COMMAND_STOP\t   \n};\n\n \n\n \ntypedef int(*drx_scan_func_t) (void *scan_context,\n\t\t\t\t     enum drx_scan_command scan_command,\n\t\t\t\t     struct drx_channel *scan_channel,\n\t\t\t\t     bool *get_next_channel);\n\n \n\n \n\tstruct drxtps_info {\n\t\tenum drx_fft_mode fftmode;\t \n\t\tenum drx_guard guard;\t \n\t\tenum drx_modulation constellation;\n\t\t\t\t\t \n\t\tenum drx_hierarchy hierarchy;\n\t\t\t\t\t \n\t\tenum drx_coderate high_coderate;\n\t\t\t\t\t \n\t\tenum drx_coderate low_coderate;\n\t\t\t\t\t \n\t\tenum drx_tps_frame frame;\t \n\t\tu8 length;\t\t \n\t\tu16 cell_id;\t\t \n\t};\n\n \n\n \n\tenum drx_power_mode {\n\t\tDRX_POWER_UP = 0,\n\t\t\t  \n\t\tDRX_POWER_MODE_1,\n\t\t\t  \n\t\tDRX_POWER_MODE_2,\n\t\t\t  \n\t\tDRX_POWER_MODE_3,\n\t\t\t  \n\t\tDRX_POWER_MODE_4,\n\t\t\t  \n\t\tDRX_POWER_MODE_5,\n\t\t\t  \n\t\tDRX_POWER_MODE_6,\n\t\t\t  \n\t\tDRX_POWER_MODE_7,\n\t\t\t  \n\t\tDRX_POWER_MODE_8,\n\t\t\t  \n\n\t\tDRX_POWER_MODE_9,\n\t\t\t  \n\t\tDRX_POWER_MODE_10,\n\t\t\t  \n\t\tDRX_POWER_MODE_11,\n\t\t\t  \n\t\tDRX_POWER_MODE_12,\n\t\t\t  \n\t\tDRX_POWER_MODE_13,\n\t\t\t  \n\t\tDRX_POWER_MODE_14,\n\t\t\t  \n\t\tDRX_POWER_MODE_15,\n\t\t\t  \n\t\tDRX_POWER_MODE_16,\n\t\t\t  \n\t\tDRX_POWER_DOWN = 255\n\t\t\t  \n\t};\n\n \n\n \n\tenum drx_module {\n\t\tDRX_MODULE_DEVICE,\n\t\tDRX_MODULE_MICROCODE,\n\t\tDRX_MODULE_DRIVERCORE,\n\t\tDRX_MODULE_DEVICEDRIVER,\n\t\tDRX_MODULE_DAP,\n\t\tDRX_MODULE_BSP_I2C,\n\t\tDRX_MODULE_BSP_TUNER,\n\t\tDRX_MODULE_BSP_HOST,\n\t\tDRX_MODULE_UNKNOWN\n\t};\n\n \n\tstruct drx_version {\n\t\tenum drx_module module_type;\n\t\t\t        \n\t\tchar *module_name;\n\t\t\t        \n\t\tu16 v_major;   \n\t\tu16 v_minor;   \n\t\tu16 v_patch;   \n\t\tchar *v_string;  \n\t};\n\n \nstruct drx_version_list {\n\tstruct drx_version *version; \n\tstruct drx_version_list *next;\n\t\t\t       \n};\n\n \n\n \n\tstruct drxuio_cfg {\n\t\tenum drx_uio uio;\n\t\t        \n\t\tenum drxuio_mode mode;\n\t\t        \n\t};\n\n \n\n \n\tstruct drxuio_data {\n\t\tenum drx_uio uio;\n\t\t    \n\t\tbool value;\n\t\t    \n\t};\n\n \n\n \n\tstruct drxoob {\n\t\ts32 frequency;\t    \n\t\tenum drxoob_downstream_standard standard;\n\t\t\t\t\t\t    \n\t\tbool spectrum_inverted;\t    \n\t};\n\n \n\n \n\tstruct drxoob_status {\n\t\ts32 frequency;  \n\t\tenum drx_lock_status lock;\t   \n\t\tu32 mer;\t\t   \n\t\ts32 symbol_rate_offset;\t   \n\t};\n\n \n\n \n\tstruct drx_cfg {\n\t\tu32 cfg_type;\n\t\t\t   \n\t\tvoid *cfg_data;\n\t\t\t   \n\t};\n\n \n\n \n\n\tenum drxmpeg_str_width {\n\t\tDRX_MPEG_STR_WIDTH_1,\n\t\tDRX_MPEG_STR_WIDTH_8\n\t};\n\n \n \n\n\tstruct drx_cfg_mpeg_output {\n\t\tbool enable_mpeg_output; \n\t\tbool insert_rs_byte;\t \n\t\tbool enable_parallel;\t \n\t\tbool invert_data;\t \n\t\tbool invert_err;\t \n\t\tbool invert_str;\t \n\t\tbool invert_val;\t \n\t\tbool invert_clk;\t \n\t\tbool static_clk;\t \n\t\tu32 bitrate;\t\t \n\t\tenum drxmpeg_str_width width_str;\n\t\t\t\t\t \n\t};\n\n\n \n\n \n\tstruct drxi2c_data {\n\t\tu16 port_nr;\t \n\t\tstruct i2c_device_addr *w_dev_addr;\n\t\t\t\t \n\t\tu16 w_count;\t \n\t\tu8 *wData;\t \n\t\tstruct i2c_device_addr *r_dev_addr;\n\t\t\t\t \n\t\tu16 r_count;\t \n\t\tu8 *r_data;\t \n\t};\n\n \n\n \n\tenum drx_aud_standard {\n\t\tDRX_AUD_STANDARD_BTSC,\t    \n\t\tDRX_AUD_STANDARD_A2,\t    \n\t\tDRX_AUD_STANDARD_EIAJ,\t    \n\t\tDRX_AUD_STANDARD_FM_STEREO, \n\t\tDRX_AUD_STANDARD_M_MONO,    \n\t\tDRX_AUD_STANDARD_D_K_MONO,  \n\t\tDRX_AUD_STANDARD_BG_FM,\t    \n\t\tDRX_AUD_STANDARD_D_K1,\t    \n\t\tDRX_AUD_STANDARD_D_K2,\t    \n\t\tDRX_AUD_STANDARD_D_K3,\t    \n\t\tDRX_AUD_STANDARD_BG_NICAM_FM,\n\t\t\t\t\t    \n\t\tDRX_AUD_STANDARD_L_NICAM_AM,\n\t\t\t\t\t    \n\t\tDRX_AUD_STANDARD_I_NICAM_FM,\n\t\t\t\t\t    \n\t\tDRX_AUD_STANDARD_D_K_NICAM_FM,\n\t\t\t\t\t    \n\t\tDRX_AUD_STANDARD_NOT_READY, \n\t\tDRX_AUD_STANDARD_AUTO = DRX_AUTO,\n\t\t\t\t\t    \n\t\tDRX_AUD_STANDARD_UNKNOWN = DRX_UNKNOWN\n\t\t\t\t\t    \n\t};\n\n \n \n\tenum drx_aud_nicam_status {\n\t\tDRX_AUD_NICAM_DETECTED = 0,\n\t\t\t\t\t   \n\t\tDRX_AUD_NICAM_NOT_DETECTED,\n\t\t\t\t\t   \n\t\tDRX_AUD_NICAM_BAD\t   \n\t};\n\n \n\tstruct drx_aud_status {\n\t\tbool stereo;\t\t   \n\t\tbool carrier_a;\t   \n\t\tbool carrier_b;\t   \n\t\tbool sap;\t\t   \n\t\tbool rds;\t\t   \n\t\tenum drx_aud_nicam_status nicam_status;\n\t\t\t\t\t   \n\t\ts8 fm_ident;\t\t   \n\t};\n\n \n\n \n\tstruct drx_cfg_aud_rds {\n\t\tbool valid;\t\t   \n\t\tu16 data[18];\t\t   \n\t};\n\n \n \n\tenum drx_aud_avc_mode {\n\t\tDRX_AUD_AVC_OFF,\t   \n\t\tDRX_AUD_AVC_DECAYTIME_8S,  \n\t\tDRX_AUD_AVC_DECAYTIME_4S,  \n\t\tDRX_AUD_AVC_DECAYTIME_2S,  \n\t\tDRX_AUD_AVC_DECAYTIME_20MS \n\t};\n\n \n\tenum drx_aud_avc_max_gain {\n\t\tDRX_AUD_AVC_MAX_GAIN_0DB,  \n\t\tDRX_AUD_AVC_MAX_GAIN_6DB,  \n\t\tDRX_AUD_AVC_MAX_GAIN_12DB  \n\t};\n\n \n\tenum drx_aud_avc_max_atten {\n\t\tDRX_AUD_AVC_MAX_ATTEN_12DB,\n\t\t\t\t\t   \n\t\tDRX_AUD_AVC_MAX_ATTEN_18DB,\n\t\t\t\t\t   \n\t\tDRX_AUD_AVC_MAX_ATTEN_24DB \n\t};\n \n\tstruct drx_cfg_aud_volume {\n\t\tbool mute;\t\t   \n\t\ts16 volume;\t\t   \n\t\tenum drx_aud_avc_mode avc_mode;   \n\t\tu16 avc_ref_level;\t   \n\t\tenum drx_aud_avc_max_gain avc_max_gain;\n\t\t\t\t\t   \n\t\tenum drx_aud_avc_max_atten avc_max_atten;\n\t\t\t\t\t   \n\t\ts16 strength_left;\t   \n\t\ts16 strength_right;\t   \n\t};\n\n \n \n\tenum drxi2s_mode {\n\t\tDRX_I2S_MODE_MASTER,\t   \n\t\tDRX_I2S_MODE_SLAVE\t   \n\t};\n\n \n\tenum drxi2s_word_length {\n\t\tDRX_I2S_WORDLENGTH_32 = 0, \n\t\tDRX_I2S_WORDLENGTH_16 = 1  \n\t};\n\n \n\tenum drxi2s_format {\n\t\tDRX_I2S_FORMAT_WS_WITH_DATA,\n\t\t\t\t     \n\t\tDRX_I2S_FORMAT_WS_ADVANCED\n\t\t\t\t     \n\t};\n\n \n\tenum drxi2s_polarity {\n\t\tDRX_I2S_POLARITY_RIGHT, \n\t\tDRX_I2S_POLARITY_LEFT   \n\t};\n\n \n\tstruct drx_cfg_i2s_output {\n\t\tbool output_enable;\t   \n\t\tu32 frequency;\t   \n\t\tenum drxi2s_mode mode;\t   \n\t\tenum drxi2s_word_length word_length;\n\t\t\t\t\t   \n\t\tenum drxi2s_polarity polarity; \n\t\tenum drxi2s_format format;\t   \n\t};\n\n \n \n\tenum drx_aud_fm_deemphasis {\n\t\tDRX_AUD_FM_DEEMPH_50US,\n\t\tDRX_AUD_FM_DEEMPH_75US,\n\t\tDRX_AUD_FM_DEEMPH_OFF\n\t};\n\n \n\tenum drx_cfg_aud_deviation {\n\t\tDRX_AUD_DEVIATION_NORMAL,\n\t\tDRX_AUD_DEVIATION_HIGH\n\t};\n\n \n\tenum drx_no_carrier_option {\n\t\tDRX_NO_CARRIER_MUTE,\n\t\tDRX_NO_CARRIER_NOISE\n\t};\n\n \n\tenum drx_cfg_aud_auto_sound {\n\t\tDRX_AUD_AUTO_SOUND_OFF = 0,\n\t\tDRX_AUD_AUTO_SOUND_SELECT_ON_CHANGE_ON,\n\t\tDRX_AUD_AUTO_SOUND_SELECT_ON_CHANGE_OFF\n\t};\n\n \n\tstruct drx_cfg_aud_ass_thres {\n\t\tu16 a2;\t \n\t\tu16 btsc;\t \n\t\tu16 nicam;\t \n\t};\n\n \n\tstruct drx_aud_carrier {\n\t\tu16 thres;\t \n\t\tenum drx_no_carrier_option opt;\t \n\t\ts32 shift;\t \n\t\ts32 dco;\t \n\t};\n\n \n\tstruct drx_cfg_aud_carriers {\n\t\tstruct drx_aud_carrier a;\n\t\tstruct drx_aud_carrier b;\n\t};\n\n \n\tenum drx_aud_i2s_src {\n\t\tDRX_AUD_SRC_MONO,\n\t\tDRX_AUD_SRC_STEREO_OR_AB,\n\t\tDRX_AUD_SRC_STEREO_OR_A,\n\t\tDRX_AUD_SRC_STEREO_OR_B};\n\n \n\tenum drx_aud_i2s_matrix {\n\t\tDRX_AUD_I2S_MATRIX_A_MONO,\n\t\t\t\t\t \n\t\tDRX_AUD_I2S_MATRIX_B_MONO,\n\t\t\t\t\t \n\t\tDRX_AUD_I2S_MATRIX_STEREO,\n\t\t\t\t\t \n\t\tDRX_AUD_I2S_MATRIX_MONO\t };\n\n \n\tenum drx_aud_fm_matrix {\n\t\tDRX_AUD_FM_MATRIX_NO_MATRIX,\n\t\tDRX_AUD_FM_MATRIX_GERMAN,\n\t\tDRX_AUD_FM_MATRIX_KOREAN,\n\t\tDRX_AUD_FM_MATRIX_SOUND_A,\n\t\tDRX_AUD_FM_MATRIX_SOUND_B};\n\n \nstruct drx_cfg_aud_mixer {\n\tenum drx_aud_i2s_src source_i2s;\n\tenum drx_aud_i2s_matrix matrix_i2s;\n\tenum drx_aud_fm_matrix matrix_fm;\n};\n\n \n\tenum drx_cfg_aud_av_sync {\n\t\tDRX_AUD_AVSYNC_OFF, \n\t\tDRX_AUD_AVSYNC_NTSC,\n\t\t\t\t    \n\t\tDRX_AUD_AVSYNC_MONOCHROME,\n\t\t\t\t    \n\t\tDRX_AUD_AVSYNC_PAL_SECAM\n\t\t\t\t    };\n\n \nstruct drx_cfg_aud_prescale {\n\tu16 fm_deviation;\n\ts16 nicam_gain;\n};\n\n \nstruct drx_aud_beep {\n\ts16 volume;\t \n\tu16 frequency;\t \n\tbool mute;\n};\n\n \n\tenum drx_aud_btsc_detect {\n\t\tDRX_BTSC_STEREO,\n\t\tDRX_BTSC_MONO_AND_SAP};\n\n \nstruct drx_aud_data {\n\t \n\tbool audio_is_active;\n\tenum drx_aud_standard audio_standard;\n\tstruct drx_cfg_i2s_output i2sdata;\n\tstruct drx_cfg_aud_volume volume;\n\tenum drx_cfg_aud_auto_sound auto_sound;\n\tstruct drx_cfg_aud_ass_thres ass_thresholds;\n\tstruct drx_cfg_aud_carriers carriers;\n\tstruct drx_cfg_aud_mixer mixer;\n\tenum drx_cfg_aud_deviation deviation;\n\tenum drx_cfg_aud_av_sync av_sync;\n\tstruct drx_cfg_aud_prescale prescale;\n\tenum drx_aud_fm_deemphasis deemph;\n\tenum drx_aud_btsc_detect btsc_detect;\n\t \n\tu16 rds_data_counter;\n\tbool rds_data_present;\n};\n\n \n\tenum drx_qam_lock_range {\n\t\tDRX_QAM_LOCKRANGE_NORMAL,\n\t\tDRX_QAM_LOCKRANGE_EXTENDED};\n\n \n \n \n \n \n\n \n\ttypedef u32 dr_xaddr_t, *pdr_xaddr_t;\n\n \n\ttypedef u32 dr_xflags_t, *pdr_xflags_t;\n\n \n\ttypedef int(*drx_write_block_func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t   u32 addr,\t \n\t\t\t\t\t\t   u16 datasize,\t \n\t\t\t\t\t\t   u8 *data,\t \n\t\t\t\t\t\t   u32 flags);\n\n \n\ttypedef int(*drx_read_block_func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t  u32 addr,\t \n\t\t\t\t\t\t  u16 datasize,\t \n\t\t\t\t\t\t  u8 *data,\t \n\t\t\t\t\t\t  u32 flags);\n\n \n\ttypedef int(*drx_write_reg8func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t  u32 addr,\t \n\t\t\t\t\t\t  u8 data,\t \n\t\t\t\t\t\t  u32 flags);\n\n \n\ttypedef int(*drx_read_reg8func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t u32 addr,\t \n\t\t\t\t\t\t u8 *data,\t \n\t\t\t\t\t\t u32 flags);\n\n \n\ttypedef int(*drx_read_modify_write_reg8func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t\t    u32 waddr,\t \n\t\t\t\t\t\t\t    u32 raddr,\t \n\t\t\t\t\t\t\t    u8 wdata,\t \n\t\t\t\t\t\t\t    u8 *rdata);\t \n\n \n\ttypedef int(*drx_write_reg16func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t   u32 addr,\t \n\t\t\t\t\t\t   u16 data,\t \n\t\t\t\t\t\t   u32 flags);\n\n \n\ttypedef int(*drx_read_reg16func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t  u32 addr,\t \n\t\t\t\t\t\t  u16 *data,\t \n\t\t\t\t\t\t  u32 flags);\n\n \n\ttypedef int(*drx_read_modify_write_reg16func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t\t     u32 waddr,\t \n\t\t\t\t\t\t\t     u32 raddr,\t \n\t\t\t\t\t\t\t     u16 wdata,\t \n\t\t\t\t\t\t\t     u16 *rdata);\t \n\n \n\ttypedef int(*drx_write_reg32func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t   u32 addr,\t \n\t\t\t\t\t\t   u32 data,\t \n\t\t\t\t\t\t   u32 flags);\n\n \n\ttypedef int(*drx_read_reg32func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t  u32 addr,\t \n\t\t\t\t\t\t  u32 *data,\t \n\t\t\t\t\t\t  u32 flags);\n\n \n\ttypedef int(*drx_read_modify_write_reg32func_t) (struct i2c_device_addr *dev_addr,\t \n\t\t\t\t\t\t\t     u32 waddr,\t \n\t\t\t\t\t\t\t     u32 raddr,\t \n\t\t\t\t\t\t\t     u32 wdata,\t \n\t\t\t\t\t\t\t     u32 *rdata);\t \n\n \nstruct drx_access_func {\n\tdrx_write_block_func_t write_block_func;\n\tdrx_read_block_func_t read_block_func;\n\tdrx_write_reg8func_t write_reg8func;\n\tdrx_read_reg8func_t read_reg8func;\n\tdrx_read_modify_write_reg8func_t read_modify_write_reg8func;\n\tdrx_write_reg16func_t write_reg16func;\n\tdrx_read_reg16func_t read_reg16func;\n\tdrx_read_modify_write_reg16func_t read_modify_write_reg16func;\n\tdrx_write_reg32func_t write_reg32func;\n\tdrx_read_reg32func_t read_reg32func;\n\tdrx_read_modify_write_reg32func_t read_modify_write_reg32func;\n};\n\n \nstruct drx_reg_dump {\n\tu32 address;\n\tu32 data;\n};\n\n \n \n \n \n \n\n \n\tstruct drx_common_attr {\n\t\t \n\t\tchar *microcode_file;    \n\t\tbool verify_microcode;\n\t\t\t\t    \n\t\tstruct drx_mc_version_rec mcversion;\n\t\t\t\t    \n\n\t\t \n\t\ts32 intermediate_freq;\n\t\t\t\t      \n\t\ts32 sys_clock_freq;\n\t\t\t\t      \n\t\ts32 osc_clock_freq;\n\t\t\t\t      \n\t\ts16 osc_clock_deviation;\n\t\t\t\t      \n\t\tbool mirror_freq_spect;\n\t\t\t\t      \n\n\t\t \n\t\tstruct drx_cfg_mpeg_output mpeg_cfg;\n\t\t\t\t      \n\n\t\tbool is_opened;      \n\n\t\t \n\t\tstruct drx_scan_param *scan_param;\n\t\t\t\t       \n\t\tu16 scan_freq_plan_index;\n\t\t\t\t       \n\t\ts32 scan_next_frequency;\n\t\t\t\t       \n\t\tbool scan_ready;      \n\t\tu32 scan_max_channels; \n\t\tu32 scan_channels_scanned;\n\t\t\t\t\t \n\t\t \n\t\tdrx_scan_func_t scan_function;\n\t\t\t\t       \n\t\t \n\t\tvoid *scan_context;     \n\t\t \n\t\tu16 scan_demod_lock_timeout;\n\t\t\t\t\t  \n\t\tenum drx_lock_status scan_desired_lock;\n\t\t\t\t       \n\t\t \n\t\tbool scan_active;     \n\n\t\t \n\t\tenum drx_power_mode current_power_mode;\n\t\t\t\t       \n\n\t\t \n\t\tu8 tuner_port_nr;      \n\t\ts32 tuner_min_freq_rf;\n\t\t\t\t       \n\t\ts32 tuner_max_freq_rf;\n\t\t\t\t       \n\t\tbool tuner_rf_agc_pol;  \n\t\tbool tuner_if_agc_pol;  \n\t\tbool tuner_slow_mode;  \n\n\t\tstruct drx_channel current_channel;\n\t\t\t\t       \n\t\tenum drx_standard current_standard;\n\t\t\t\t       \n\t\tenum drx_standard prev_standard;\n\t\t\t\t       \n\t\tenum drx_standard di_cache_standard;\n\t\t\t\t       \n\t\tbool use_bootloader;  \n\t\tu32 capabilities;    \n\t\tu32 product_id;       };\n\n \n\nstruct drx_demod_instance;\n\n \nstruct drx_demod_instance {\n\t\t\t\t \n\tstruct i2c_device_addr *my_i2c_dev_addr;\n\t\t\t\t \n\tstruct drx_common_attr *my_common_attr;\n\t\t\t\t \n\tvoid *my_ext_attr;     \n\t \n\n\tstruct i2c_adapter\t*i2c;\n\tconst struct firmware\t*firmware;\n};\n\n \n\n \n\n#define DRX_STR_STANDARD(x) ( \\\n\t(x == DRX_STANDARD_DVBT)  ? \"DVB-T\"            : \\\n\t(x == DRX_STANDARD_8VSB)  ? \"8VSB\"             : \\\n\t(x == DRX_STANDARD_NTSC)  ? \"NTSC\"             : \\\n\t(x == DRX_STANDARD_PAL_SECAM_BG)  ? \"PAL/SECAM B/G\"    : \\\n\t(x == DRX_STANDARD_PAL_SECAM_DK)  ? \"PAL/SECAM D/K\"    : \\\n\t(x == DRX_STANDARD_PAL_SECAM_I)  ? \"PAL/SECAM I\"      : \\\n\t(x == DRX_STANDARD_PAL_SECAM_L)  ? \"PAL/SECAM L\"      : \\\n\t(x == DRX_STANDARD_PAL_SECAM_LP)  ? \"PAL/SECAM LP\"     : \\\n\t(x == DRX_STANDARD_ITU_A)  ? \"ITU-A\"            : \\\n\t(x == DRX_STANDARD_ITU_B)  ? \"ITU-B\"            : \\\n\t(x == DRX_STANDARD_ITU_C)  ? \"ITU-C\"            : \\\n\t(x == DRX_STANDARD_ITU_D)  ? \"ITU-D\"            : \\\n\t(x == DRX_STANDARD_FM)  ? \"FM\"               : \\\n\t(x == DRX_STANDARD_DTMB)  ? \"DTMB\"             : \\\n\t(x == DRX_STANDARD_AUTO)  ? \"Auto\"             : \\\n\t(x == DRX_STANDARD_UNKNOWN)  ? \"Unknown\"          : \\\n\t\"(Invalid)\")\n\n \n\n#define DRX_STR_BANDWIDTH(x) ( \\\n\t(x == DRX_BANDWIDTH_8MHZ)  ?  \"8 MHz\"            : \\\n\t(x == DRX_BANDWIDTH_7MHZ)  ?  \"7 MHz\"            : \\\n\t(x == DRX_BANDWIDTH_6MHZ)  ?  \"6 MHz\"            : \\\n\t(x == DRX_BANDWIDTH_AUTO)  ?  \"Auto\"             : \\\n\t(x == DRX_BANDWIDTH_UNKNOWN)  ?  \"Unknown\"          : \\\n\t\"(Invalid)\")\n#define DRX_STR_FFTMODE(x) ( \\\n\t(x == DRX_FFTMODE_2K)  ?  \"2k\"               : \\\n\t(x == DRX_FFTMODE_4K)  ?  \"4k\"               : \\\n\t(x == DRX_FFTMODE_8K)  ?  \"8k\"               : \\\n\t(x == DRX_FFTMODE_AUTO)  ?  \"Auto\"             : \\\n\t(x == DRX_FFTMODE_UNKNOWN)  ?  \"Unknown\"          : \\\n\t\"(Invalid)\")\n#define DRX_STR_GUARD(x) ( \\\n\t(x == DRX_GUARD_1DIV32)  ?  \"1/32nd\"           : \\\n\t(x == DRX_GUARD_1DIV16)  ?  \"1/16th\"           : \\\n\t(x == DRX_GUARD_1DIV8)  ?  \"1/8th\"            : \\\n\t(x == DRX_GUARD_1DIV4)  ?  \"1/4th\"            : \\\n\t(x == DRX_GUARD_AUTO)  ?  \"Auto\"             : \\\n\t(x == DRX_GUARD_UNKNOWN)  ?  \"Unknown\"          : \\\n\t\"(Invalid)\")\n#define DRX_STR_CONSTELLATION(x) ( \\\n\t(x == DRX_CONSTELLATION_BPSK)  ?  \"BPSK\"            : \\\n\t(x == DRX_CONSTELLATION_QPSK)  ?  \"QPSK\"            : \\\n\t(x == DRX_CONSTELLATION_PSK8)  ?  \"PSK8\"            : \\\n\t(x == DRX_CONSTELLATION_QAM16)  ?  \"QAM16\"           : \\\n\t(x == DRX_CONSTELLATION_QAM32)  ?  \"QAM32\"           : \\\n\t(x == DRX_CONSTELLATION_QAM64)  ?  \"QAM64\"           : \\\n\t(x == DRX_CONSTELLATION_QAM128)  ?  \"QAM128\"          : \\\n\t(x == DRX_CONSTELLATION_QAM256)  ?  \"QAM256\"          : \\\n\t(x == DRX_CONSTELLATION_QAM512)  ?  \"QAM512\"          : \\\n\t(x == DRX_CONSTELLATION_QAM1024)  ?  \"QAM1024\"         : \\\n\t(x == DRX_CONSTELLATION_QPSK_NR)  ?  \"QPSK_NR\"            : \\\n\t(x == DRX_CONSTELLATION_AUTO)  ?  \"Auto\"            : \\\n\t(x == DRX_CONSTELLATION_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n#define DRX_STR_CODERATE(x) ( \\\n\t(x == DRX_CODERATE_1DIV2)  ?  \"1/2nd\"           : \\\n\t(x == DRX_CODERATE_2DIV3)  ?  \"2/3rd\"           : \\\n\t(x == DRX_CODERATE_3DIV4)  ?  \"3/4th\"           : \\\n\t(x == DRX_CODERATE_5DIV6)  ?  \"5/6th\"           : \\\n\t(x == DRX_CODERATE_7DIV8)  ?  \"7/8th\"           : \\\n\t(x == DRX_CODERATE_AUTO)  ?  \"Auto\"            : \\\n\t(x == DRX_CODERATE_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n#define DRX_STR_HIERARCHY(x) ( \\\n\t(x == DRX_HIERARCHY_NONE)  ?  \"None\"            : \\\n\t(x == DRX_HIERARCHY_ALPHA1)  ?  \"Alpha=1\"         : \\\n\t(x == DRX_HIERARCHY_ALPHA2)  ?  \"Alpha=2\"         : \\\n\t(x == DRX_HIERARCHY_ALPHA4)  ?  \"Alpha=4\"         : \\\n\t(x == DRX_HIERARCHY_AUTO)  ?  \"Auto\"            : \\\n\t(x == DRX_HIERARCHY_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n#define DRX_STR_PRIORITY(x) ( \\\n\t(x == DRX_PRIORITY_LOW)  ?  \"Low\"             : \\\n\t(x == DRX_PRIORITY_HIGH)  ?  \"High\"            : \\\n\t(x == DRX_PRIORITY_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n#define DRX_STR_MIRROR(x) ( \\\n\t(x == DRX_MIRROR_NO)  ?  \"Normal\"          : \\\n\t(x == DRX_MIRROR_YES)  ?  \"Mirrored\"        : \\\n\t(x == DRX_MIRROR_AUTO)  ?  \"Auto\"            : \\\n\t(x == DRX_MIRROR_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n#define DRX_STR_CLASSIFICATION(x) ( \\\n\t(x == DRX_CLASSIFICATION_GAUSS)  ?  \"Gaussion\"        : \\\n\t(x == DRX_CLASSIFICATION_HVY_GAUSS)  ?  \"Heavy Gaussion\"  : \\\n\t(x == DRX_CLASSIFICATION_COCHANNEL)  ?  \"Co-channel\"      : \\\n\t(x == DRX_CLASSIFICATION_STATIC)  ?  \"Static echo\"     : \\\n\t(x == DRX_CLASSIFICATION_MOVING)  ?  \"Moving echo\"     : \\\n\t(x == DRX_CLASSIFICATION_ZERODB)  ?  \"Zero dB echo\"    : \\\n\t(x == DRX_CLASSIFICATION_UNKNOWN)  ?  \"Unknown\"         : \\\n\t(x == DRX_CLASSIFICATION_AUTO)  ?  \"Auto\"            : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_INTERLEAVEMODE(x) ( \\\n\t(x == DRX_INTERLEAVEMODE_I128_J1) ? \"I128_J1\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J1_V2) ? \"I128_J1_V2\"      : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J2) ? \"I128_J2\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I64_J2) ? \"I64_J2\"          : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J3) ? \"I128_J3\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I32_J4) ? \"I32_J4\"          : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J4) ? \"I128_J4\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I16_J8) ? \"I16_J8\"          : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J5) ? \"I128_J5\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I8_J16) ? \"I8_J16\"          : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J6) ? \"I128_J6\"         : \\\n\t(x == DRX_INTERLEAVEMODE_RESERVED_11) ? \"Reserved 11\"     : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J7) ? \"I128_J7\"         : \\\n\t(x == DRX_INTERLEAVEMODE_RESERVED_13) ? \"Reserved 13\"     : \\\n\t(x == DRX_INTERLEAVEMODE_I128_J8) ? \"I128_J8\"         : \\\n\t(x == DRX_INTERLEAVEMODE_RESERVED_15) ? \"Reserved 15\"     : \\\n\t(x == DRX_INTERLEAVEMODE_I12_J17) ? \"I12_J17\"         : \\\n\t(x == DRX_INTERLEAVEMODE_I5_J4) ? \"I5_J4\"           : \\\n\t(x == DRX_INTERLEAVEMODE_B52_M240) ? \"B52_M240\"        : \\\n\t(x == DRX_INTERLEAVEMODE_B52_M720) ? \"B52_M720\"        : \\\n\t(x == DRX_INTERLEAVEMODE_B52_M48) ? \"B52_M48\"         : \\\n\t(x == DRX_INTERLEAVEMODE_B52_M0) ? \"B52_M0\"          : \\\n\t(x == DRX_INTERLEAVEMODE_UNKNOWN) ? \"Unknown\"         : \\\n\t(x == DRX_INTERLEAVEMODE_AUTO) ? \"Auto\"            : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_LDPC(x) ( \\\n\t(x == DRX_LDPC_0_4) ? \"0.4\"             : \\\n\t(x == DRX_LDPC_0_6) ? \"0.6\"             : \\\n\t(x == DRX_LDPC_0_8) ? \"0.8\"             : \\\n\t(x == DRX_LDPC_AUTO) ? \"Auto\"            : \\\n\t(x == DRX_LDPC_UNKNOWN) ? \"Unknown\"         : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_CARRIER(x) ( \\\n\t(x == DRX_CARRIER_MULTI) ? \"Multi\"           : \\\n\t(x == DRX_CARRIER_SINGLE) ? \"Single\"          : \\\n\t(x == DRX_CARRIER_AUTO) ? \"Auto\"            : \\\n\t(x == DRX_CARRIER_UNKNOWN) ? \"Unknown\"         : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_FRAMEMODE(x) ( \\\n\t(x == DRX_FRAMEMODE_420)  ? \"420\"                : \\\n\t(x == DRX_FRAMEMODE_595)  ? \"595\"                : \\\n\t(x == DRX_FRAMEMODE_945)  ? \"945\"                : \\\n\t(x == DRX_FRAMEMODE_420_FIXED_PN)  ? \"420 with fixed PN\"  : \\\n\t(x == DRX_FRAMEMODE_945_FIXED_PN)  ? \"945 with fixed PN\"  : \\\n\t(x == DRX_FRAMEMODE_AUTO)  ? \"Auto\"               : \\\n\t(x == DRX_FRAMEMODE_UNKNOWN)  ? \"Unknown\"            : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_PILOT(x) ( \\\n\t(x == DRX_PILOT_ON) ?   \"On\"              : \\\n\t(x == DRX_PILOT_OFF) ?   \"Off\"             : \\\n\t(x == DRX_PILOT_AUTO) ?   \"Auto\"            : \\\n\t(x == DRX_PILOT_UNKNOWN) ?   \"Unknown\"         : \\\n\t\"(Invalid)\")\n \n\n#define DRX_STR_TPS_FRAME(x)  ( \\\n\t(x == DRX_TPS_FRAME1)  ?  \"Frame1\"          : \\\n\t(x == DRX_TPS_FRAME2)  ?  \"Frame2\"          : \\\n\t(x == DRX_TPS_FRAME3)  ?  \"Frame3\"          : \\\n\t(x == DRX_TPS_FRAME4)  ?  \"Frame4\"          : \\\n\t(x == DRX_TPS_FRAME_UNKNOWN)  ?  \"Unknown\"         : \\\n\t\"(Invalid)\")\n\n \n\n#define DRX_STR_LOCKSTATUS(x) ( \\\n\t(x == DRX_NEVER_LOCK)  ?  \"Never\"           : \\\n\t(x == DRX_NOT_LOCKED)  ?  \"No\"              : \\\n\t(x == DRX_LOCKED)  ?  \"Locked\"          : \\\n\t(x == DRX_LOCK_STATE_1)  ?  \"Lock state 1\"    : \\\n\t(x == DRX_LOCK_STATE_2)  ?  \"Lock state 2\"    : \\\n\t(x == DRX_LOCK_STATE_3)  ?  \"Lock state 3\"    : \\\n\t(x == DRX_LOCK_STATE_4)  ?  \"Lock state 4\"    : \\\n\t(x == DRX_LOCK_STATE_5)  ?  \"Lock state 5\"    : \\\n\t(x == DRX_LOCK_STATE_6)  ?  \"Lock state 6\"    : \\\n\t(x == DRX_LOCK_STATE_7)  ?  \"Lock state 7\"    : \\\n\t(x == DRX_LOCK_STATE_8)  ?  \"Lock state 8\"    : \\\n\t(x == DRX_LOCK_STATE_9)  ?  \"Lock state 9\"    : \\\n\t\"(Invalid)\")\n\n \n#define DRX_STR_MODULE(x) ( \\\n\t(x == DRX_MODULE_DEVICE)  ?  \"Device\"                : \\\n\t(x == DRX_MODULE_MICROCODE)  ?  \"Microcode\"             : \\\n\t(x == DRX_MODULE_DRIVERCORE)  ?  \"CoreDriver\"            : \\\n\t(x == DRX_MODULE_DEVICEDRIVER)  ?  \"DeviceDriver\"          : \\\n\t(x == DRX_MODULE_BSP_I2C)  ?  \"BSP I2C\"               : \\\n\t(x == DRX_MODULE_BSP_TUNER)  ?  \"BSP Tuner\"             : \\\n\t(x == DRX_MODULE_BSP_HOST)  ?  \"BSP Host\"              : \\\n\t(x == DRX_MODULE_DAP)  ?  \"Data Access Protocol\"  : \\\n\t(x == DRX_MODULE_UNKNOWN)  ?  \"Unknown\"               : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_POWER_MODE(x) ( \\\n\t(x == DRX_POWER_UP)  ?  \"DRX_POWER_UP    \"  : \\\n\t(x == DRX_POWER_MODE_1)  ?  \"DRX_POWER_MODE_1\"  : \\\n\t(x == DRX_POWER_MODE_2)  ?  \"DRX_POWER_MODE_2\"  : \\\n\t(x == DRX_POWER_MODE_3)  ?  \"DRX_POWER_MODE_3\"  : \\\n\t(x == DRX_POWER_MODE_4)  ?  \"DRX_POWER_MODE_4\"  : \\\n\t(x == DRX_POWER_MODE_5)  ?  \"DRX_POWER_MODE_5\"  : \\\n\t(x == DRX_POWER_MODE_6)  ?  \"DRX_POWER_MODE_6\"  : \\\n\t(x == DRX_POWER_MODE_7)  ?  \"DRX_POWER_MODE_7\"  : \\\n\t(x == DRX_POWER_MODE_8)  ?  \"DRX_POWER_MODE_8\"  : \\\n\t(x == DRX_POWER_MODE_9)  ?  \"DRX_POWER_MODE_9\"  : \\\n\t(x == DRX_POWER_MODE_10)  ?  \"DRX_POWER_MODE_10\" : \\\n\t(x == DRX_POWER_MODE_11)  ?  \"DRX_POWER_MODE_11\" : \\\n\t(x == DRX_POWER_MODE_12)  ?  \"DRX_POWER_MODE_12\" : \\\n\t(x == DRX_POWER_MODE_13)  ?  \"DRX_POWER_MODE_13\" : \\\n\t(x == DRX_POWER_MODE_14)  ?  \"DRX_POWER_MODE_14\" : \\\n\t(x == DRX_POWER_MODE_15)  ?  \"DRX_POWER_MODE_15\" : \\\n\t(x == DRX_POWER_MODE_16)  ?  \"DRX_POWER_MODE_16\" : \\\n\t(x == DRX_POWER_DOWN)  ?  \"DRX_POWER_DOWN  \" : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_OOB_STANDARD(x) ( \\\n\t(x == DRX_OOB_MODE_A)  ?  \"ANSI 55-1  \" : \\\n\t(x == DRX_OOB_MODE_B_GRADE_A)  ?  \"ANSI 55-2 A\" : \\\n\t(x == DRX_OOB_MODE_B_GRADE_B)  ?  \"ANSI 55-2 B\" : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_AUD_STANDARD(x) ( \\\n\t(x == DRX_AUD_STANDARD_BTSC)  ? \"BTSC\"                     : \\\n\t(x == DRX_AUD_STANDARD_A2)  ? \"A2\"                       : \\\n\t(x == DRX_AUD_STANDARD_EIAJ)  ? \"EIAJ\"                     : \\\n\t(x == DRX_AUD_STANDARD_FM_STEREO)  ? \"FM Stereo\"                : \\\n\t(x == DRX_AUD_STANDARD_AUTO)  ? \"Auto\"                     : \\\n\t(x == DRX_AUD_STANDARD_M_MONO)  ? \"M-Standard Mono\"          : \\\n\t(x == DRX_AUD_STANDARD_D_K_MONO)  ? \"D/K Mono FM\"              : \\\n\t(x == DRX_AUD_STANDARD_BG_FM)  ? \"B/G-Dual Carrier FM (A2)\" : \\\n\t(x == DRX_AUD_STANDARD_D_K1)  ? \"D/K1-Dual Carrier FM\"     : \\\n\t(x == DRX_AUD_STANDARD_D_K2)  ? \"D/K2-Dual Carrier FM\"     : \\\n\t(x == DRX_AUD_STANDARD_D_K3)  ? \"D/K3-Dual Carrier FM\"     : \\\n\t(x == DRX_AUD_STANDARD_BG_NICAM_FM)  ? \"B/G-NICAM-FM\"             : \\\n\t(x == DRX_AUD_STANDARD_L_NICAM_AM)  ? \"L-NICAM-AM\"               : \\\n\t(x == DRX_AUD_STANDARD_I_NICAM_FM)  ? \"I-NICAM-FM\"               : \\\n\t(x == DRX_AUD_STANDARD_D_K_NICAM_FM)  ? \"D/K-NICAM-FM\"             : \\\n\t(x == DRX_AUD_STANDARD_UNKNOWN)  ? \"Unknown\"                  : \\\n\t\"(Invalid)\")\n#define DRX_STR_AUD_STEREO(x) ( \\\n\t(x == true)  ? \"Stereo\"           : \\\n\t(x == false)  ? \"Mono\"             : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_AUD_SAP(x) ( \\\n\t(x == true)  ? \"Present\"          : \\\n\t(x == false)  ? \"Not present\"      : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_AUD_CARRIER(x) ( \\\n\t(x == true)  ? \"Present\"          : \\\n\t(x == false)  ? \"Not present\"      : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_AUD_RDS(x) ( \\\n\t(x == true)  ? \"Available\"        : \\\n\t(x == false)  ? \"Not Available\"    : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_AUD_NICAM_STATUS(x) ( \\\n\t(x == DRX_AUD_NICAM_DETECTED)  ? \"Detected\"         : \\\n\t(x == DRX_AUD_NICAM_NOT_DETECTED)  ? \"Not detected\"     : \\\n\t(x == DRX_AUD_NICAM_BAD)  ? \"Bad\"              : \\\n\t\"(Invalid)\")\n\n#define DRX_STR_RDS_VALID(x) ( \\\n\t(x == true)  ? \"Valid\"            : \\\n\t(x == false)  ? \"Not Valid\"        : \\\n\t\"(Invalid)\")\n\n \n\n \n\n#define DRX_ATTR_MCRECORD(d)        ((d)->my_common_attr->mcversion)\n#define DRX_ATTR_MIRRORFREQSPECT(d) ((d)->my_common_attr->mirror_freq_spect)\n#define DRX_ATTR_CURRENTPOWERMODE(d)((d)->my_common_attr->current_power_mode)\n#define DRX_ATTR_ISOPENED(d)        ((d)->my_common_attr->is_opened)\n#define DRX_ATTR_USEBOOTLOADER(d)   ((d)->my_common_attr->use_bootloader)\n#define DRX_ATTR_CURRENTSTANDARD(d) ((d)->my_common_attr->current_standard)\n#define DRX_ATTR_PREVSTANDARD(d)    ((d)->my_common_attr->prev_standard)\n#define DRX_ATTR_CACHESTANDARD(d)   ((d)->my_common_attr->di_cache_standard)\n#define DRX_ATTR_CURRENTCHANNEL(d)  ((d)->my_common_attr->current_channel)\n#define DRX_ATTR_MICROCODE(d)       ((d)->my_common_attr->microcode)\n#define DRX_ATTR_VERIFYMICROCODE(d) ((d)->my_common_attr->verify_microcode)\n#define DRX_ATTR_CAPABILITIES(d)    ((d)->my_common_attr->capabilities)\n#define DRX_ATTR_PRODUCTID(d)       ((d)->my_common_attr->product_id)\n#define DRX_ATTR_INTERMEDIATEFREQ(d) ((d)->my_common_attr->intermediate_freq)\n#define DRX_ATTR_SYSCLOCKFREQ(d)     ((d)->my_common_attr->sys_clock_freq)\n#define DRX_ATTR_TUNERRFAGCPOL(d)   ((d)->my_common_attr->tuner_rf_agc_pol)\n#define DRX_ATTR_TUNERIFAGCPOL(d)    ((d)->my_common_attr->tuner_if_agc_pol)\n#define DRX_ATTR_TUNERSLOWMODE(d)    ((d)->my_common_attr->tuner_slow_mode)\n#define DRX_ATTR_TUNERSPORTNR(d)     ((d)->my_common_attr->tuner_port_nr)\n#define DRX_ATTR_I2CADDR(d)         ((d)->my_i2c_dev_addr->i2c_addr)\n#define DRX_ATTR_I2CDEVID(d)        ((d)->my_i2c_dev_addr->i2c_dev_id)\n#define DRX_ISMCVERTYPE(x) ((x) == AUX_VER_RECORD)\n\n \n\n \n\n#define DRX_ACCESSMACRO_SET(demod, value, cfg_name, data_type)             \\\n\tdo {                                                               \\\n\t\tstruct drx_cfg config;                                     \\\n\t\tdata_type cfg_data;                                        \\\n\t\tconfig.cfg_type = cfg_name;                                \\\n\t\tconfig.cfg_data = &cfg_data;                               \\\n\t\tcfg_data = value;                                          \\\n\t\tdrx_ctrl(demod, DRX_CTRL_SET_CFG, &config);                \\\n\t} while (0)\n\n#define DRX_ACCESSMACRO_GET(demod, value, cfg_name, data_type, error_value) \\\n\tdo {                                                                \\\n\t\tint cfg_status;                                             \\\n\t\tstruct drx_cfg config;                                      \\\n\t\tdata_type    cfg_data;                                      \\\n\t\tconfig.cfg_type = cfg_name;                                 \\\n\t\tconfig.cfg_data = &cfg_data;                                \\\n\t\tcfg_status = drx_ctrl(demod, DRX_CTRL_GET_CFG, &config);    \\\n\t\tif (cfg_status == 0) {                                      \\\n\t\t\tvalue = cfg_data;                                   \\\n\t\t} else {                                                    \\\n\t\t\tvalue = (data_type)error_value;                     \\\n\t\t}                                                           \\\n\t} while (0)\n\n \n\n#ifndef DRX_XS_CFG_BASE\n#define DRX_XS_CFG_BASE (500)\n#endif\n\n#define DRX_XS_CFG_PRESET          (DRX_XS_CFG_BASE + 0)\n#define DRX_XS_CFG_AUD_BTSC_DETECT (DRX_XS_CFG_BASE + 1)\n#define DRX_XS_CFG_QAM_LOCKRANGE   (DRX_XS_CFG_BASE + 2)\n\n \n\n#define DRX_SET_PRESET(d, x) \\\n\tDRX_ACCESSMACRO_SET((d), (x), DRX_XS_CFG_PRESET, char*)\n#define DRX_GET_PRESET(d, x) \\\n\tDRX_ACCESSMACRO_GET((d), (x), DRX_XS_CFG_PRESET, char*, \"ERROR\")\n\n#define DRX_SET_AUD_BTSC_DETECT(d, x) DRX_ACCESSMACRO_SET((d), (x), \\\n\t DRX_XS_CFG_AUD_BTSC_DETECT, enum drx_aud_btsc_detect)\n#define DRX_GET_AUD_BTSC_DETECT(d, x) DRX_ACCESSMACRO_GET((d), (x), \\\n\t DRX_XS_CFG_AUD_BTSC_DETECT, enum drx_aud_btsc_detect, DRX_UNKNOWN)\n\n#define DRX_SET_QAM_LOCKRANGE(d, x) DRX_ACCESSMACRO_SET((d), (x), \\\n\t DRX_XS_CFG_QAM_LOCKRANGE, enum drx_qam_lock_range)\n#define DRX_GET_QAM_LOCKRANGE(d, x) DRX_ACCESSMACRO_GET((d), (x), \\\n\t DRX_XS_CFG_QAM_LOCKRANGE, enum drx_qam_lock_range, DRX_UNKNOWN)\n\n \n#define DRX_ISATVSTD(std) (((std) == DRX_STANDARD_PAL_SECAM_BG) || \\\n\t\t\t      ((std) == DRX_STANDARD_PAL_SECAM_DK) || \\\n\t\t\t      ((std) == DRX_STANDARD_PAL_SECAM_I) || \\\n\t\t\t      ((std) == DRX_STANDARD_PAL_SECAM_L) || \\\n\t\t\t      ((std) == DRX_STANDARD_PAL_SECAM_LP) || \\\n\t\t\t      ((std) == DRX_STANDARD_NTSC) || \\\n\t\t\t      ((std) == DRX_STANDARD_FM))\n\n \n#define DRX_ISQAMSTD(std) (((std) == DRX_STANDARD_ITU_A) || \\\n\t\t\t      ((std) == DRX_STANDARD_ITU_B) || \\\n\t\t\t      ((std) == DRX_STANDARD_ITU_C) || \\\n\t\t\t      ((std) == DRX_STANDARD_ITU_D))\n\n \n#define DRX_ISVSBSTD(std) ((std) == DRX_STANDARD_8VSB)\n\n \n#define DRX_ISDVBTSTD(std) ((std) == DRX_STANDARD_DVBT)\n\n \n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}