<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/DUT_CTRL_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="DUT_CTRL_TB" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/DUT_CTRL_TB/OUTPUT_SIGNALS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OUTPUT_SIGNALS[127:0]</obj_property>
      <obj_property name="ObjectShortName">OUTPUT_SIGNALS[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/RST" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/PERFORM_TEST" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PERFORM_TEST</obj_property>
      <obj_property name="ObjectShortName">PERFORM_TEST</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/BUS128_0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BUS128_0[127:0]</obj_property>
      <obj_property name="ObjectShortName">BUS128_0[127:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/BUS128_1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BUS128_1[127:0]</obj_property>
      <obj_property name="ObjectShortName">BUS128_1[127:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/SIG_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SIG_LOAD</obj_property>
      <obj_property name="ObjectShortName">SIG_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/SIG_TRANSFER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SIG_TRANSFER</obj_property>
      <obj_property name="ObjectShortName">SIG_TRANSFER</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/FF_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_LOAD</obj_property>
      <obj_property name="ObjectShortName">FF_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/FF_TRANSFER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_TRANSFER</obj_property>
      <obj_property name="ObjectShortName">FF_TRANSFER</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/TEMPLATE_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TEMPLATE_LOAD</obj_property>
      <obj_property name="ObjectShortName">TEMPLATE_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/TEMPLATE_TRANSFER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TEMPLATE_TRANSFER</obj_property>
      <obj_property name="ObjectShortName">TEMPLATE_TRANSFER</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/CYCLE_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CYCLE_LOAD</obj_property>
      <obj_property name="ObjectShortName">CYCLE_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/DUT_CTRL_TB/CYCLE_TRANSFER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CYCLE_TRANSFER</obj_property>
      <obj_property name="ObjectShortName">CYCLE_TRANSFER</obj_property>
   </wvobject>
</wave_config>
