WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:blk_mem_gen:6.1' because the metadata file
   'C:\ProgramData\App-V\DAA02E26-5322-4947-BF0F-062031F30E14\68790BDD-0F39-406E
   -A1BC-DAF286566E4F\Root\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\
   ip\blk_mem_gen_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:blk_mem_gen:6.2' because the metadata file
   'C:\ProgramData\App-V\DAA02E26-5322-4947-BF0F-062031F30E14\68790BDD-0F39-406E
   -A1BC-DAF286566E4F\Root\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\
   ip\blk_mem_gen_v6_2\component.xml' does not exist.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'main_mem'...
WARNING:sim - A core named 'main_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'main_mem'...
Delivering associated files for 'main_mem'...
Delivering EJava files for 'main_mem'...
Generating implementation netlist for 'main_mem'...
INFO:sim - Pre-processing HDL files for 'main_mem'...
Running synthesis for 'main_mem'
Running ngcbuild...
Writing VEO instantiation template for 'main_mem'...
Writing Verilog behavioral simulation model for 'main_mem'...
WARNING:sim - Overwriting existing file
   I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/m
   ain_mem/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'main_mem'...
Generating metadata file...
Regenerating ISE project file for 'main_mem'...
Generating ISE project...
XCO file found: main_mem.xco
XMDF file found: main_mem_xmdf.tcl
Adding
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem.asy -view all -origin_type imported
Adding
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem.ngc -view all -origin_type created
Checking file
"I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/mai
n_mem.ngc" for project device match ...
File
"I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/mai
n_mem.ngc" device information matches project device.
Adding
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem.sym -view all -origin_type imported
Adding
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/
   main_mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
I:/554/project/ECE554-SPU/hw/integration/CPU_MMU/CPU_MMU/ipcore_dir/tmp/_cg/main
_mem.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/main_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'main_mem'.
