#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Apr 13 14:49:58 2022
# Process ID: 66860
# Current directory: C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent135816 C:\Users\fmabrouk\Documents\FPGA\SCRs_Controller_Simulated\SineWave.xpr
# Log file: C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/vivado.log
# Journal file: C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/SineWave.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/SCRs_Controller_0518' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 841.613 ; gain = 39.598
update_compile_order -fileset sources_1

launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/SineWave.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinxx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 13 14:50:36 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/sinewaves_behav.wcfg
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 831.887 ; gain = 4.160
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 0
ERROR: [Simtcl 6-124] Cancel time must be strictly greater than start time
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 854.871 ; gain = 22.984
run all
run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 897.902 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 300ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 897.902 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/reset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 897.902 ; gain = 0.000
save_wave_config {C:/Users/fmabrouk/Documents/FPGA/SCRs_Controller_Simulated/sinewaves_behav.wcfg}
