
SPI_DS1722.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000001b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000015c  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000001b0  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000001e0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000090  00000000  00000000  00000220  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a0d  00000000  00000000  000002b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007ca  00000000  00000000  00000cbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000049b  00000000  00000000  00001487  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000cc  00000000  00000000  00001924  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000043c  00000000  00000000  000019f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000112  00000000  00000000  00001e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00001f3e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   8:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  10:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  14:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  18:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  1c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  20:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  24:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  28:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  2c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  30:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  34:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  38:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  3c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  40:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  44:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  48:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  4c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  50:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  54:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  58:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  5c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  60:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  64:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 8c 00 	call	0x118	; 0x118 <main>
  78:	0c 94 ac 00 	jmp	0x158	; 0x158 <_exit>

0000007c <__bad_interrupt>:
  7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000080 <write_byte>:
	DDRB = (DDRB & ~(1<<SDO)) | 1<<SCLK | 1<<SDI | 1<<CE; //assign SDO pin as input, and SDI, SCLK, CE pins as output
	
}

static void write_byte(uint8_t address, uint8_t data) {
	PORTB |= 1<<CE; //set CE pin
  80:	95 b1       	in	r25, 0x05	; 5
  82:	94 60       	ori	r25, 0x04	; 4
  84:	95 b9       	out	0x05, r25	; 5
	
	SPDR = address; //place address in SPDR, clears SPIF flag if set 
  86:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  88:	0d b4       	in	r0, 0x2d	; 45
  8a:	07 fe       	sbrs	r0, 7
  8c:	fd cf       	rjmp	.-6      	; 0x88 <write_byte+0x8>
	
	SPDR = data; //place data in SPDR, clears SPIF flag
  8e:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  90:	0d b4       	in	r0, 0x2d	; 45
  92:	07 fe       	sbrs	r0, 7
  94:	fd cf       	rjmp	.-6      	; 0x90 <write_byte+0x10>
	
	PORTB &= ~(1<<CE); //reset CE pin
  96:	85 b1       	in	r24, 0x05	; 5
  98:	8b 7f       	andi	r24, 0xFB	; 251
  9a:	85 b9       	out	0x05, r24	; 5
  9c:	08 95       	ret

0000009e <read_byte>:
}

static uint16_t read_byte(uint8_t address) {
	uint8_t data;
	
	PORTB |= 1<<CE; //set CE pin
  9e:	95 b1       	in	r25, 0x05	; 5
  a0:	94 60       	ori	r25, 0x04	; 4
  a2:	95 b9       	out	0x05, r25	; 5
	
	SPDR = address; //place address in SPDR, clears SPIF flag if set
  a4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  a6:	0d b4       	in	r0, 0x2d	; 45
  a8:	07 fe       	sbrs	r0, 7
  aa:	fd cf       	rjmp	.-6      	; 0xa6 <read_byte+0x8>
	//dummy = SPDR; //read garbage value, clears SPIF flag
	(void) SPDR; //reads and discards SPDR value, clears SPIF flag; avoids warning of 'dummy variabe set but not used'
  ac:	8e b5       	in	r24, 0x2e	; 46
	
	SPDR = 0xFF; //or 0x00; send dummy value to read real data
  ae:	8f ef       	ldi	r24, 0xFF	; 255
  b0:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  b2:	0d b4       	in	r0, 0x2d	; 45
  b4:	07 fe       	sbrs	r0, 7
  b6:	fd cf       	rjmp	.-6      	; 0xb2 <read_byte+0x14>
	data = SPDR; //place SPDR content in data variable, clears SPIF flag
  b8:	8e b5       	in	r24, 0x2e	; 46
	
	PORTB &= ~(1<<CE); //reset CE pin
  ba:	95 b1       	in	r25, 0x05	; 5
  bc:	9b 7f       	andi	r25, 0xFB	; 251
  be:	95 b9       	out	0x05, r25	; 5
	
	return data;
}
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	08 95       	ret

000000c4 <read_bytes>:

static uint16_t read_bytes(uint8_t address) {
	uint8_t msb, lsb;
	
	PORTB |= 1<<CE; //set CE pin
  c4:	95 b1       	in	r25, 0x05	; 5
  c6:	94 60       	ori	r25, 0x04	; 4
  c8:	95 b9       	out	0x05, r25	; 5
	
	SPDR = address; //place address in SPDR, clears SPIF flag if set
  ca:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  cc:	0d b4       	in	r0, 0x2d	; 45
  ce:	07 fe       	sbrs	r0, 7
  d0:	fd cf       	rjmp	.-6      	; 0xcc <read_bytes+0x8>
	//dummy = SPDR; //read garbage value, clears SPIF flag
	(void) SPDR; //reads and discards SPDR value, clears SPIF flag; avoids warning of 'dummy variabe set but not used'
  d2:	8e b5       	in	r24, 0x2e	; 46
	
	SPDR = 0xFF; //or 0x00; send dummy value to read real data
  d4:	8f ef       	ldi	r24, 0xFF	; 255
  d6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  d8:	0d b4       	in	r0, 0x2d	; 45
  da:	07 fe       	sbrs	r0, 7
  dc:	fd cf       	rjmp	.-6      	; 0xd8 <read_bytes+0x14>
	msb = SPDR; //place SPDR content in data variable, clears SPIF flag, read MSB
  de:	8e b5       	in	r24, 0x2e	; 46
	
	SPDR = 0xFF; //or 0x00; send dummy value to read real data
  e0:	9f ef       	ldi	r25, 0xFF	; 255
  e2:	9e bd       	out	0x2e, r25	; 46
	while(!(SPSR & (1<<SPIF))); //wait until SPIF is set
  e4:	0d b4       	in	r0, 0x2d	; 45
  e6:	07 fe       	sbrs	r0, 7
  e8:	fd cf       	rjmp	.-6      	; 0xe4 <read_bytes+0x20>
	lsb = SPDR; //place SPDR content in data variable, clears SPIF flag, read LSB
  ea:	2e b5       	in	r18, 0x2e	; 46
	
	PORTB &= ~(1<<CE); //reset CE pin
  ec:	95 b1       	in	r25, 0x05	; 5
  ee:	9b 7f       	andi	r25, 0xFB	; 251
  f0:	95 b9       	out	0x05, r25	; 5
	
	return ((uint16_t) msb << 8) | lsb;
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	98 2f       	mov	r25, r24
  f6:	88 27       	eor	r24, r24
}
  f8:	82 2b       	or	r24, r18
  fa:	08 95       	ret

000000fc <ds1722_init>:
#include <avr/io.h>
#include "ds1722.h"
#include "config.h"

void ds1722_init() {
	DDRB = (DDRB & ~(1<<SDO)) | 1<<SCLK | 1<<SDI | 1<<CE; //assign SDO pin as input, and SDI, SCLK, CE pins as output
  fc:	84 b1       	in	r24, 0x04	; 4
  fe:	83 7c       	andi	r24, 0xC3	; 195
 100:	8c 62       	ori	r24, 0x2C	; 44
 102:	84 b9       	out	0x04, r24	; 4
 104:	08 95       	ret

00000106 <ds1722_config_write>:
	
	return ((uint16_t) msb << 8) | lsb;
}

void ds1722_config_write(uint8_t address, uint8_t value) {
	write_byte(address, value);
 106:	0e 94 40 00 	call	0x80	; 0x80 <write_byte>
 10a:	08 95       	ret

0000010c <ds1722_temp_read>:
}

uint16_t ds1722_temp_read(uint8_t address) {
	return read_bytes(address);
 10c:	0e 94 62 00 	call	0xc4	; 0xc4 <read_bytes>
}
 110:	08 95       	ret

00000112 <ds1722_config_read>:

uint8_t ds1722_config_read(uint8_t address) {
	return read_byte(address);
 112:	0e 94 4f 00 	call	0x9e	; 0x9e <read_byte>
 116:	08 95       	ret

00000118 <main>:
{
	uint8_t config;
	int16_t temp, temp12, temp8, temp9, temp10, temp11;
	float temperature;
	
	ds1722_init();
 118:	0e 94 7e 00 	call	0xfc	; 0xfc <ds1722_init>
	spi_init();
 11c:	0e 94 9b 00 	call	0x136	; 0x136 <spi_init>
	ds1722_config_write(0x80, 0b11100010); //1SHOT disabled, 9-bit resolution, continuous temp conversion
 120:	62 ee       	ldi	r22, 0xE2	; 226
 122:	80 e8       	ldi	r24, 0x80	; 128
 124:	0e 94 83 00 	call	0x106	; 0x106 <ds1722_config_write>
	config = ds1722_config_read(0x00); //read configuration byte
 128:	80 e0       	ldi	r24, 0x00	; 0
 12a:	0e 94 89 00 	call	0x112	; 0x112 <ds1722_config_read>
    while (1) 
    {
		temp = ds1722_temp_read(0x02); //read MSB and LSB, and store it in temp
 12e:	82 e0       	ldi	r24, 0x02	; 2
 130:	0e 94 86 00 	call	0x10c	; 0x10c <ds1722_temp_read>
 134:	fc cf       	rjmp	.-8      	; 0x12e <main+0x16>

00000136 <spi_init>:
#include <avr/io.h>
#include "spi.h"

void spi_init() {
	SPCR = (SPCR & ~(1<<CPOL)) | 1<<CPHA; //CPHA must be 1, CPOL = 0: SCLK idle state is zero
 136:	8c b5       	in	r24, 0x2c	; 44
 138:	83 7f       	andi	r24, 0xF3	; 243
 13a:	84 60       	ori	r24, 0x04	; 4
 13c:	8c bd       	out	0x2c, r24	; 44
	SPCR |= 1<<MSTR; //Master mode
 13e:	8c b5       	in	r24, 0x2c	; 44
 140:	80 61       	ori	r24, 0x10	; 16
 142:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<DORD); //MSB transmitted first 
 144:	8c b5       	in	r24, 0x2c	; 44
 146:	8f 7d       	andi	r24, 0xDF	; 223
 148:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<SPR1 | 1<<SPR0); // fOSC/4 SCK freq, max SCLK frequency of ds1722 is 5Mhz
 14a:	8c b5       	in	r24, 0x2c	; 44
 14c:	8c 7f       	andi	r24, 0xFC	; 252
 14e:	8c bd       	out	0x2c, r24	; 44
	SPCR |= 1<<SPE; //enable SPI
 150:	8c b5       	in	r24, 0x2c	; 44
 152:	80 64       	ori	r24, 0x40	; 64
 154:	8c bd       	out	0x2c, r24	; 44
 156:	08 95       	ret

00000158 <_exit>:
 158:	f8 94       	cli

0000015a <__stop_program>:
 15a:	ff cf       	rjmp	.-2      	; 0x15a <__stop_program>
