#include "../cmucal.h"
#include "cmucal-sfr.h"

unsigned int cmucal_sfr_block_size = 42;
struct sfr_block cmucal_sfr_block_list[] __initdata = {
	SFR_BLOCK(CMU_AUD, 0x18c00000, 0x8000),
	SFR_BLOCK(CMU_TOP, 0x1a330000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x1d020000, 0x8000),
	SFR_BLOCK(CMU_CPUCL1, 0x1d030000, 0x8000),
	SFR_BLOCK(CMU_MIF, 0x1bc00000, 0x8000),
	SFR_BLOCK(CMU_MIF1, 0x1bd00000, 0x8000),
	SFR_BLOCK(CMU_MIF2, 0x1be00000, 0x8000),
	SFR_BLOCK(CMU_MIF3, 0x1bf00000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x15a30000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x15800000, 0x8000),
	SFR_BLOCK(CMU_BUS0, 0x1a300000, 0x8000),
	SFR_BLOCK(CMU_BUS1, 0x1a400000, 0x8000),
	SFR_BLOCK(CMU_CMGP, 0x15c00000, 0x8000),
	SFR_BLOCK(CMU_CORE, 0x1a030000, 0x8000),
	SFR_BLOCK(CMU_CPUCL2, 0x1d120000, 0x8000),
	SFR_BLOCK(CMU_G3D, 0x18400000, 0x8000),
	SFR_BLOCK(CMU_VTS, 0x15500000, 0x8000),
	SFR_BLOCK(CMU_CSIS, 0x17000000, 0x8000),
	SFR_BLOCK(CMU_DNC, 0x19600000, 0x8000),
	SFR_BLOCK(CMU_DNS, 0x17500000, 0x8000),
	SFR_BLOCK(CMU_DPU, 0x19000000, 0x8000),
	SFR_BLOCK(CMU_DSP, 0x19800000, 0x8000),
	SFR_BLOCK(CMU_DSP1, 0x19900000, 0x8000),
	SFR_BLOCK(CMU_DSP2, 0x19a00000, 0x8000),
	SFR_BLOCK(CMU_G2D, 0x18a00000, 0x8000),
	SFR_BLOCK(CMU_HSI0, 0x10a00000, 0x8000),
	SFR_BLOCK(CMU_HSI1, 0x13000000, 0x8000),
	SFR_BLOCK(CMU_HSI2, 0x13c00000, 0x8000),
	SFR_BLOCK(CMU_IPP, 0x17300000, 0x8000),
	SFR_BLOCK(CMU_ITP, 0x17400000, 0x8000),
	SFR_BLOCK(CMU_MCSC, 0x18200000, 0x8000),
	SFR_BLOCK(CMU_MFC0, 0x18600000, 0x8000),
	SFR_BLOCK(CMU_NPU, 0x17d00000, 0x8000),
	SFR_BLOCK(CMU_NPU10, 0x17e00000, 0x8000),
	SFR_BLOCK(CMU_NPU11, 0x17f00000, 0x8000),
	SFR_BLOCK(CMU_NPUC, 0x17c00000, 0x8000),
	SFR_BLOCK(CMU_PERIC0, 0x10400000, 0x8000),
	SFR_BLOCK(CMU_PERIC1, 0x10700000, 0x8000),
	SFR_BLOCK(CMU_PERIS, 0x10020000, 0x8000),
	SFR_BLOCK(CMU_SSP, 0x18800000, 0x8000),
	SFR_BLOCK(CMU_TNR, 0x17700000, 0x8000),
	SFR_BLOCK(CMU_VRA, 0x18000000, 0x8000),
};

unsigned int dbg_offset = 0x4000;
unsigned int cmucal_sfr_size = 2941;
struct sfr cmucal_sfr_list[] __initdata = {
	SFR(PLL_LOCKTIME_PLL_AUD0, 0x0, CMU_AUD),
	SFR(PLL_CON3_PLL_AUD0, 0x10c, CMU_AUD),
	SFR(PLL_CON5_PLL_AUD0, 0x114, CMU_AUD),
	SFR(PLL_LOCKTIME_PLL_AUD1, 0x4, CMU_AUD),
	SFR(PLL_CON3_PLL_AUD1, 0x14c, CMU_AUD),
	SFR(PLL_CON5_PLL_AUD1, 0x154, CMU_AUD),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0xc, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED1, 0x1cc, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED4, 0x18, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED4, 0x28c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED3, 0x14, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED3, 0x24c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED2, 0x10, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED2, 0x20c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x8, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED0, 0x18c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_G3D, 0x0, CMU_TOP),
	SFR(PLL_CON3_PLL_G3D, 0x10c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_MMC, 0x4, CMU_TOP),
	SFR(PLL_CON3_PLL_MMC, 0x14c, CMU_TOP),
	SFR(PLL_CON5_PLL_MMC, 0x154, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x0, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_CPUCL0, 0x10c, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL1, 0x0, CMU_CPUCL1),
	SFR(PLL_CON3_PLL_CPUCL1, 0x10c, CMU_CPUCL1),
	SFR(PLL_LOCKTIME_PLL_MIF, 0x0, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF, 0x10c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_EXT, 0x4, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_EXT, 0x14c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF1, 0x0, CMU_MIF1),
	SFR(PLL_CON3_PLL_MIF1, 0x10c, CMU_MIF1),
	SFR(PLL_LOCKTIME_PLL_MIF2, 0x0, CMU_MIF2),
	SFR(PLL_CON3_PLL_MIF2, 0x10c, CMU_MIF2),
	SFR(PLL_LOCKTIME_PLL_MIF3, 0x0, CMU_MIF3),
	SFR(PLL_CON3_PLL_MIF3, 0x10c, CMU_MIF3),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
	SFR(PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS, 0x1000, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_BUS, 0x1008, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS, 0x1004, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC, 0x1010, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_I3C_CP, 0x100c, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF3, 0x1018, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0x1014, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x1010, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x100c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CPU, 0x1004, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_DSIF, 0x1008, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF4, 0x101c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF5, 0x1020, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF6, 0x1024, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CNT, 0x1000, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_BUS0_CMUREF, 0x1000, CMU_BUS0),
	SFR(CLK_CON_MUX_MUX_BUS1_CMUREF, 0x1000, CMU_BUS1),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP0, 0x100c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP0, 0x101c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP1, 0x1020, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP2, 0x1024, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_USI_CMGP3, 0x1028, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_ADC, 0x1000, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP1, 0x1010, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP2, 0x1014, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_I2C_CMGP3, 0x1018, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_BUS, 0x1004, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP, 0x1008, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0, 0x10b8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD, 0x1080, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD, 0x1098, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS, 0x100c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0x106c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DSP_BUS, 0x1068, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x103c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x1034, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x10c4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS, 0x10a4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS, 0x10a8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, 0x1008, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0x1070, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HPM, 0x1074, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS, 0x1038, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS, 0x109c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0x1018, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0x101c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2, 0x1020, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3, 0x1024, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD, 0x1094, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x10f4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS, 0x10cc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS, 0x10d4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS, 0x10dc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC, 0x107c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE, 0x1090, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS, 0x10c8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0x1004, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS, 0x1088, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0x1048, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD, 0x10bc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x10c0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10d0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10d8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG, 0x1084, CMU_TOP),
	SFR(CLK_CON_MUX_CLKCMU_DPU_BUS, 0x1000, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_ALT, 0x1064, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1040, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE, 0x10a0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS, 0x1078, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLK_CMU_CMUREF, 0x10f0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VRA_BUS, 0x10e8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4, 0x1028, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU, 0x1060, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD, 0x108c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x1030, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP, 0x1044, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS, 0x1010, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS, 0x1014, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS, 0x104c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS, 0x1054, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS, 0x10e4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS, 0x10ac, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS, 0x105c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM, 0x1058, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC, 0x10b0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU, 0x1050, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_SSP_BUS, 0x10e0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5, 0x102c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU, 0x10b4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CORE_CMUREF, 0x1000, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL, 0x1000, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1004, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CPUCL2_CMUREF, 0x1000, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_BUSD, 0x1000, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_MIF1_CMUREF, 0x1000, CMU_MIF1),
	SFR(CLK_CON_MUX_MUX_MIF2_CMUREF, 0x1000, CMU_MIF2),
	SFR(CLK_CON_MUX_MUX_MIF3_CMUREF, 0x1000, CMU_MIF3),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1000, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_BUS, 0x1000, CMU_VTS),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF, 0x1008, CMU_VTS),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD, 0x1004, CMU_VTS),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF, 0x100c, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 0x600, CMU_APM),
	SFR(PLL_CON1_MUX_CLKCMU_APM_BUS_USER, 0x604, CMU_APM),
	SFR(PLL_CON0_MUX_DLL_USER, 0x640, CMU_APM),
	SFR(PLL_CON1_MUX_DLL_USER, 0x644, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_APM_RCO_USER, 0x630, CMU_APM),
	SFR(PLL_CON1_MUX_CLKMUX_APM_RCO_USER, 0x634, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER, 0x620, CMU_APM),
	SFR(PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER, 0x624, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER, 0x610, CMU_APM),
	SFR(PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER, 0x614, CMU_APM),
	SFR(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x600, CMU_AUD),
	SFR(PLL_CON1_MUX_CLKCMU_AUD_CPU_USER, 0x604, CMU_AUD),
	SFR(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER, 0x600, CMU_BUS0),
	SFR(PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER, 0x604, CMU_BUS0),
	SFR(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER, 0x600, CMU_BUS1),
	SFR(PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER, 0x604, CMU_BUS1),
	SFR(PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER, 0x610, CMU_BUS1),
	SFR(PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER, 0x614, CMU_BUS1),
	SFR(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER, 0x600, CMU_CMGP),
	SFR(PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER, 0x604, CMU_CMGP),
	SFR(PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER, 0x610, CMU_CMGP),
	SFR(PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER, 0x614, CMU_CMGP),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x600, CMU_CORE),
	SFR(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER, 0x604, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x610, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x614, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x600, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER, 0x604, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x600, CMU_CPUCL1),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x604, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER, 0x600, CMU_CPUCL2),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER, 0x604, CMU_CPUCL2),
	SFR(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER, 0x600, CMU_CSIS),
	SFR(PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER, 0x604, CMU_CSIS),
	SFR(PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER, 0x610, CMU_CSIS),
	SFR(PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER, 0x614, CMU_CSIS),
	SFR(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER, 0x610, CMU_DNC),
	SFR(PLL_CON1_MUX_CLKCMU_DNC_BUS_USER, 0x614, CMU_DNC),
	SFR(PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER, 0x600, CMU_DNC),
	SFR(PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER, 0x604, CMU_DNC),
	SFR(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER, 0x600, CMU_DNS),
	SFR(PLL_CON1_MUX_CLKCMU_DNS_BUS_USER, 0x604, CMU_DNS),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, 0x600, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER, 0x604, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_DSP_BUS_USER, 0x600, CMU_DSP),
	SFR(PLL_CON1_MUX_CLKCMU_DSP_BUS_USER, 0x604, CMU_DSP),
	SFR(PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER, 0x600, CMU_DSP1),
	SFR(PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER, 0x604, CMU_DSP1),
	SFR(PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER, 0x600, CMU_DSP2),
	SFR(PLL_CON1_MUX_CLKCMU_DSP2_BUS_USER, 0x604, CMU_DSP2),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER, 0x600, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER, 0x604, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER, 0x610, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER, 0x614, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 0x620, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER, 0x624, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER, 0x600, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER, 0x604, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER, 0x610, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_BUS_USER, 0x614, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER, 0x600, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER, 0x604, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER, 0x620, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER, 0x624, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER, 0x630, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER, 0x634, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER, 0x610, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER, 0x614, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER, 0x600, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER, 0x604, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER, 0x610, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER, 0x614, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER, 0x620, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER, 0x624, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER, 0x630, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER, 0x634, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER, 0x640, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER, 0x644, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER, 0x600, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER, 0x604, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER, 0x610, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER, 0x614, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER, 0x600, CMU_IPP),
	SFR(PLL_CON1_MUX_CLKCMU_IPP_BUS_USER, 0x604, CMU_IPP),
	SFR(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER, 0x600, CMU_ITP),
	SFR(PLL_CON1_MUX_CLKCMU_ITP_BUS_USER, 0x604, CMU_ITP),
	SFR(PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER, 0x600, CMU_MCSC),
	SFR(PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER, 0x604, CMU_MCSC),
	SFR(PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER, 0x610, CMU_MCSC),
	SFR(PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER, 0x614, CMU_MCSC),
	SFR(PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER, 0x600, CMU_MFC0),
	SFR(PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER, 0x604, CMU_MFC0),
	SFR(PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER, 0x610, CMU_MFC0),
	SFR(PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER, 0x614, CMU_MFC0),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x610, CMU_MIF),
	SFR(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER, 0x614, CMU_MIF),
	SFR(PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF),
	SFR(PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER, 0x610, CMU_MIF1),
	SFR(PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER, 0x614, CMU_MIF1),
	SFR(PLL_CON0_CLKMUX_MIF1_DDRPHY2X, 0x600, CMU_MIF1),
	SFR(PLL_CON1_CLKMUX_MIF1_DDRPHY2X, 0x604, CMU_MIF1),
	SFR(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER, 0x610, CMU_MIF2),
	SFR(PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER, 0x614, CMU_MIF2),
	SFR(PLL_CON0_CLKMUX_MIF2_DDRPHY2X, 0x600, CMU_MIF2),
	SFR(PLL_CON1_CLKMUX_MIF2_DDRPHY2X, 0x604, CMU_MIF2),
	SFR(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER, 0x610, CMU_MIF3),
	SFR(PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER, 0x614, CMU_MIF3),
	SFR(PLL_CON0_CLKMUX_MIF3_DDRPHY2X, 0x600, CMU_MIF3),
	SFR(PLL_CON1_CLKMUX_MIF3_DDRPHY2X, 0x604, CMU_MIF3),
	SFR(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER, 0x600, CMU_NPU),
	SFR(PLL_CON1_MUX_CLKCMU_NPU_BUS_USER, 0x604, CMU_NPU),
	SFR(PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER, 0x600, CMU_NPU10),
	SFR(PLL_CON1_MUX_CLKCMU_NPU10_BUS_USER, 0x604, CMU_NPU10),
	SFR(PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER, 0x600, CMU_NPU11),
	SFR(PLL_CON1_MUX_CLKCMU_NPU11_BUS_USER, 0x604, CMU_NPU11),
	SFR(PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER, 0x600, CMU_NPUC),
	SFR(PLL_CON1_MUX_CLKCMU_NPUC_BUS_USER, 0x604, CMU_NPUC),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER, 0x600, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER, 0x604, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER, 0x620, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER, 0x624, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER, 0x630, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER, 0x634, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER, 0x640, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER, 0x644, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER, 0x650, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER, 0x654, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER, 0x660, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER, 0x664, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER, 0x670, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER, 0x674, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER, 0x6b0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER, 0x6b4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG, 0x610, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG, 0x614, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER, 0x680, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER, 0x684, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x690, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x694, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER, 0x6a0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER, 0x6a4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER, 0x600, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER, 0x604, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER, 0x610, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER, 0x614, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER, 0x6c0, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER, 0x6c4, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER, 0x620, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER, 0x624, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER, 0x630, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER, 0x634, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER, 0x640, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER, 0x644, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER, 0x650, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER, 0x654, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x660, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x664, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x670, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x674, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x680, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x684, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER, 0x6b0, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER, 0x6b4, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER, 0x690, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER, 0x694, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER, 0x6a0, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER, 0x6a4, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER, 0x600, CMU_PERIS),
	SFR(PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER, 0x604, CMU_PERIS),
	SFR(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
	SFR(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
	SFR(PLL_CON0_MUX_CLKCMU_SSP_BUS_USER, 0x600, CMU_SSP),
	SFR(PLL_CON1_MUX_CLKCMU_SSP_BUS_USER, 0x604, CMU_SSP),
	SFR(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER, 0x600, CMU_TNR),
	SFR(PLL_CON1_MUX_CLKCMU_TNR_BUS_USER, 0x604, CMU_TNR),
	SFR(PLL_CON0_MUX_CLKCMU_VRA_BUS_USER, 0x600, CMU_VRA),
	SFR(PLL_CON1_MUX_CLKCMU_VRA_BUS_USER, 0x604, CMU_VRA),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER, 0x620, CMU_VTS),
	SFR(PLL_CON1_MUX_CLKCMU_VTS_BUS_USER, 0x624, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER, 0x630, CMU_VTS),
	SFR(PLL_CON1_MUX_CLKCMU_VTS_RCO_USER, 0x634, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER, 0x600, CMU_VTS),
	SFR(PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER, 0x604, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER, 0x610, CMU_VTS),
	SFR(PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER, 0x614, CMU_VTS),
	SFR(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU, 0x1028, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_PERIS_GIC, 0x1000, CMU_PERIS),
	SFR(CLK_CON_DIV_CLKCMU_VTS_BUS, 0x1804, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BUS, 0x1808, CMU_APM),
	SFR(CLK_CON_DIV_CLKCMU_CMGP_BUS, 0x1800, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC, 0x1810, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_I3C_CP, 0x180c, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_PLL, 0x1824, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0x1800, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG, 0x1814, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DSIF, 0x1820, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x182c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x1830, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x1834, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF3, 0x1838, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK, 0x1810, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUS, 0x1804, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUSP, 0x1808, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CNT, 0x180c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF4, 0x183c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF5, 0x1840, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_SCLK, 0x1828, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DMIC1, 0x181c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF6, 0x1844, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DMIC0, 0x1818, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_BUS0_BUSP, 0x1800, CMU_BUS0),
	SFR(CLK_CON_DIV_DIV_CLK_BUS1_BUSP, 0x1800, CMU_BUS1),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP0, 0x180c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP1, 0x1820, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP0, 0x181c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP2, 0x1824, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_USI_CMGP3, 0x1828, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_ADC, 0x1800, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP1, 0x1810, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP2, 0x1814, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_I2C_CMGP3, 0x1818, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_BUS, 0x1804, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP, 0x1808, CMU_CMGP),
	SFR(CLK_CON_DIV_CLKCMU_APM_BUS, 0x1800, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV2, 0x18f4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x1868, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_BUS, 0x18c4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIS_BUS, 0x18d4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_BUS, 0x1894, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLKCMU_DPU_ALT, 0x18ec, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV2, 0x1900, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV4, 0x1918, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV3, 0x1914, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV2, 0x1910, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV4, 0x18fc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC0_MFC0, 0x18b0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_G2D, 0x1860, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD, 0x1878, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD, 0x1890, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DSP_BUS, 0x185c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_BUS, 0x18cc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS0_BUS, 0x1808, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1844, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1838, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x1830, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_IPP_BUS, 0x189c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_ITP_BUS, 0x18a0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUD_CPU, 0x1804, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_MSCL, 0x1864, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HPM, 0x186c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS, 0x1834, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x1814, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1818, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x181c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x1820, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD, 0x188c, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV4, 0x1908, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0x1874, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x18f0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NPU_BUS, 0x18bc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC0_WFD, 0x18b4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x18b8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x18c8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18d0, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV3, 0x1904, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV3, 0x18f8, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLKCMU_DPU, 0x18e8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x183c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_BUS, 0x1870, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_VRA_BUS, 0x18e0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x1824, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CMU_BOOST, 0x182c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL2_BUSP, 0x1840, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS1_BUS, 0x180c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUS1_SSS, 0x1810, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CSIS_BUS, 0x1848, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNC_BUS, 0x1850, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TNR_BUS, 0x18dc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MCSC_BUS, 0x18a4, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV2, 0x190c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNS_BUS, 0x1858, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNC_BUSM, 0x1854, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_BUS, 0x1880, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD, 0x1884, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MCSC_GDC, 0x18a8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU, 0x184c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_SSP_BUS, 0x18d8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK5, 0x1828, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU, 0x18ac, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK, 0x1804, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x181c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0x1820, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS, 0x1818, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF, 0x1800, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CSIS_BUSP, 0x1800, CMU_CSIS),
	SFR(CLK_CON_DIV_DIV_CLK_DNC_BUSP, 0x1800, CMU_DNC),
	SFR(CLK_CON_DIV_DIV_CLK_DNS_BUSP, 0x1800, CMU_DNS),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0x1800, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_DSP_BUSP, 0x1800, CMU_DSP),
	SFR(CLK_CON_DIV_DIV_CLK_DSP1_BUSP, 0x1800, CMU_DSP1),
	SFR(CLK_CON_DIV_DIV_CLK_DSP2_BUSP, 0x1800, CMU_DSP2),
	SFR(CLK_CON_DIV_DIV_CLK_G2D_BUSP, 0x1800, CMU_G2D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0x1808, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_IPP_BUSP, 0x1800, CMU_IPP),
	SFR(CLK_CON_DIV_DIV_CLK_ITP_BUSP, 0x1800, CMU_ITP),
	SFR(CLK_CON_DIV_DIV_CLK_MCSC_BUSP, 0x1800, CMU_MCSC),
	SFR(CLK_CON_DIV_DIV_CLK_MFC0_BUSP, 0x1800, CMU_MFC0),
	SFR(CLK_CON_DIV_DIV_CLK_NPU_BUSP, 0x1800, CMU_NPU),
	SFR(CLK_CON_DIV_DIV_CLK_NPU10_BUSP, 0x1804, CMU_NPU10),
	SFR(CLK_CON_DIV_DIV_CLK_NPU11_BUSP, 0x1800, CMU_NPU11),
	SFR(CLK_CON_DIV_DIV_CLK_NPUC_BUSP, 0x1804, CMU_NPUC),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI, 0x1804, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI, 0x1808, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI, 0x180c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI, 0x1810, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI, 0x1814, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI, 0x1818, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C, 0x1828, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG, 0x1800, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI, 0x181c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI, 0x1820, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI, 0x1824, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT, 0x1800, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0x182c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI, 0x1804, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI, 0x1808, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI, 0x180c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI, 0x1828, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, 0x181c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, 0x1810, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x1814, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x1818, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, 0x1820, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI, 0x1824, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_SSP_BUSP, 0x1800, CMU_SSP),
	SFR(CLK_CON_DIV_DIV_CLK_TNR_BUSP, 0x1800, CMU_TNR),
	SFR(CLK_CON_DIV_DIV_CLK_VRA_BUSP, 0x1800, CMU_VRA),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF, 0x1810, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2, 0x1814, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_BUS, 0x1800, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD, 0x1818, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD, 0x1804, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD, 0x180c, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2, 0x1808, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF, 0x181c, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU, 0x1804, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CSIS_BUS, 0x1804, CMU_CSIS),
	SFR(CLK_CON_DIV_DIV_CLK_DNC_BUS, 0x1804, CMU_DNC),
	SFR(CLK_CON_DIV_DIV_CLK_DNS_BUS, 0x1804, CMU_DNS),
	SFR(CLK_CON_DIV_DIV_CLK_DSP_BUS, 0x1804, CMU_DSP),
	SFR(CLK_CON_DIV_DIV_CLK_DSP1_BUS, 0x1804, CMU_DSP1),
	SFR(CLK_CON_DIV_DIV_CLK_DSP2_BUS, 0x1804, CMU_DSP2),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSD, 0x1804, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_IPP_BUS, 0x1804, CMU_IPP),
	SFR(CLK_CON_DIV_DIV_CLK_ITP_BUS, 0x1804, CMU_ITP),
	SFR(CLK_CON_DIV_DIV_CLK_MCSC_BUS, 0x1804, CMU_MCSC),
	SFR(CLK_CON_DIV_DIV_CLK_NPU_BUS, 0x1804, CMU_NPU),
	SFR(CLK_CON_DIV_DIV_CLK_NPU10_BUS, 0x1800, CMU_NPU10),
	SFR(CLK_CON_DIV_DIV_CLK_NPU11_BUS, 0x1804, CMU_NPU11),
	SFR(CLK_CON_DIV_DIV_CLK_NPUC_BUS, 0x1800, CMU_NPUC),
	SFR(CLK_CON_DIV_DIV_CLK_TNR_BUS, 0x1804, CMU_TNR),
	SFR(CLK_CON_DIV_DIV_CLK_VRA_BUS, 0x1804, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x207c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x209c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x2094, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, 0x2088, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x20a0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, 0x2090, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK, 0x2024, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK, 0x2098, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK, 0x208c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x2078, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, 0x2084, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK, 0x2080, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, 0x2008, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK, 0x205c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x2068, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x206c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x20bc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2020, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2024, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x202c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, 0x201c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK, 0x2074, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x208c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, 0x2090, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x2098, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x209c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x20a0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x20a4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x2084, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2028, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK, 0x2058, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK, 0x2070, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, 0x2064, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x20c4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1, 0x20b4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK, 0x2088, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM, 0x204c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x2010, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM, 0x2054, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x2044, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x20c0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2014, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x2018, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x2078, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, 0x2060, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x2030, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x2034, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM, 0x2050, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x20a8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x20ac, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x203c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, 0x2040, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK, 0x2048, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK, 0x2094, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_AUD_DMIC1, 0x2004, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2, 0x20b8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x2038, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x20b0, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_AUD_DMIC0, 0x2000, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, 0x207c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, 0x2080, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, 0x20cc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, 0x20d0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x20c8, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK, 0x2000, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK, 0x2088, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK, 0x2090, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, 0x2058, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x205c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x2060, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x2064, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x206c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x2068, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK, 0x2080, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK, 0x2084, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK, 0x2054, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK, 0x2044, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK, 0x2078, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK, 0x2050, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK, 0x2074, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK, 0x2048, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK, 0x208c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0, 0x209c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0, 0x20a4, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK, 0x2094, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK, 0x2098, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK, 0x2040, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK, 0x203c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK, 0x2014, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK, 0x2028, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK, 0x2030, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK, 0x202c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK, 0x201c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK, 0x2038, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK, 0x20a0, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK, 0x2010, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK, 0x207c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK, 0x2024, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK, 0x2018, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK, 0x2020, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK, 0x2004, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK, 0x204c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK, 0x2008, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK, 0x200c, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK, 0x2034, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK, 0x2070, CMU_BUS0),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK, 0x20a8, CMU_BUS0),
	SFR(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK, 0x2000, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 0x200c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, 0x2008, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK, 0x2044, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A, 0x2040, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK, 0x2090, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK, 0x209c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK, 0x20a0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK, 0x20a4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK, 0x20b4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK, 0x20b8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK, 0x20c0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK, 0x20c4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK, 0x20c8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK, 0x20cc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK, 0x20d0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK, 0x20bc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x20d4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x20d8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK, 0x20e0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK, 0x20dc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK, 0x20f4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK, 0x20f0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK, 0x20f8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK, 0x20fc, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK, 0x2114, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK, 0x2118, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK, 0x211c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1, 0x212c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK, 0x2128, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK, 0x2130, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK, 0x2134, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK, 0x2140, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK, 0x2104, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK, 0x2048, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK, 0x2050, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK, 0x2060, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK, 0x2064, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK, 0x2058, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK, 0x206c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK, 0x2074, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, 0x207c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x204c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK, 0x2084, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM, 0x2014, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM, 0x2028, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK, 0x2144, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM, 0x2010, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM, 0x2018, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK, 0x20e4, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK, 0x20e8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM, 0x201c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM, 0x2020, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM, 0x2024, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2080, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2088, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK, 0x20ec, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK, 0x2138, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK, 0x202c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK, 0x2034, CMU_BUS1),
	SFR(CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK, 0x20a8, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK, 0x20ac, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK, 0x2100, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2, 0x2108, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2, 0x210c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2, 0x2110, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2054, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x205c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, 0x2098, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK, 0x2030, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK, 0x2038, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK, 0x203c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK, 0x2120, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK, 0x2124, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x20b0, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK, 0x2094, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x2078, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x2070, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x2068, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK, 0x208c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK, 0x213c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK, 0x2154, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK, 0x2158, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK, 0x214c, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK, 0x2150, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM, 0x2148, CMU_BUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2, 0x215c, CMU_BUS1),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK, 0x2004, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0, 0x200c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1, 0x2010, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK, 0x2020, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x2028, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x2030, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x2038, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2040, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x2078, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x2080, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x2088, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x2090, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x2098, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK, 0x2050, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK, 0x2048, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x2060, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x2064, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x2068, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x206c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x2024, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x207c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x208c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x2094, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x2084, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2074, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, 0x201c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK, 0x2044, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x202c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x203c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x2034, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK, 0x2054, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK, 0x2058, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK, 0x205c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, 0x2070, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK, 0x2018, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK, 0x204c, CMU_CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK, 0x2014, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK, 0x2000, CMU_CMGP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 0x2008, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS, 0x20a0, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2004, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0, 0x20bc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 0x206c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD, 0x2084, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD, 0x209c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS, 0x208c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD, 0x2090, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS, 0x2064, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x2074, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS, 0x20dc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DSP_BUS, 0x2068, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS, 0x20cc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS, 0x20d4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS, 0x2010, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x2048, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x203c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x2034, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS, 0x20a8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS, 0x20ac, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x200c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL, 0x2070, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HPM, 0x2078, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE, 0x2094, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS, 0x2038, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x201c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x2020, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x2028, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x2024, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD, 0x2098, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC, 0x2080, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS, 0x20c8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD, 0x20c0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x20c4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x20d0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x20d8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG, 0x2088, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU, 0x2060, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x2040, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE, 0x20a4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS, 0x207c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VRA_BUS, 0x20e8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x202c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP, 0x2044, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS, 0x2014, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS, 0x2018, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS, 0x204c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS, 0x2054, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS, 0x20e4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS, 0x20b0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS, 0x205c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM, 0x2058, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC, 0x20b4, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_G3D_BUS, 0x2000, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU, 0x2050, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_SSP_BUS, 0x20e0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 0x2030, CMU_TOP),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2008, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x2164, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK, 0x206c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK, 0x2070, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, 0x20ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, 0x20b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE, 0x2170, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK, 0x2174, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK, 0x20f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK, 0x20f8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x2148, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x2150, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, 0x2054, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, 0x2024, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK, 0x217c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2068, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK, 0x2064, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK, 0x2034, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK, 0x203c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK, 0x2040, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK, 0x2044, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x216c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK, 0x2084, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK, 0x2088, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE, 0x2178, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE, 0x2180, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, 0x205c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK, 0x20fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK, 0x2100, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, 0x2168, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x202c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK, 0x209c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK, 0x20a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK, 0x20a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK, 0x20a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK, 0x20b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK, 0x20b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK, 0x20bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK, 0x20c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK, 0x20c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK, 0x20c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK, 0x20cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK, 0x20d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK, 0x20d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK, 0x20d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK, 0x20dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK, 0x20e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK, 0x2058, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK, 0x2144, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK, 0x214c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x2030, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x2038, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK, 0x208c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK, 0x2090, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK, 0x2094, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK, 0x2098, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, 0x20e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, 0x20e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, 0x20ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, 0x20f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, 0x2074, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, 0x2078, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, 0x207c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, 0x2080, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK, 0x2020, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x2048, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM, 0x2018, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS, 0x201c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, 0x2004, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, 0x2000, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK, 0x204c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK, 0x2108, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK, 0x2104, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK, 0x2110, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK, 0x210c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK, 0x2118, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK, 0x2114, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK, 0x2120, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK, 0x211c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2, 0x2154, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2, 0x2158, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2, 0x215c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2, 0x2160, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK, 0x2184, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK, 0x2050, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, 0x2028, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM, 0x2014, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK, 0x2188, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK, 0x218c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK, 0x2190, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK, 0x2194, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x20d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU, 0x202c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x20cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x20d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x2094, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x2098, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x209c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x2030, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x20bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x20c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, 0x20c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK, 0x200c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK, 0x2010, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, 0x20a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x20ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x20e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x20e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x20d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x20a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, 0x20c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x20dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x20b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK, 0x2008, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x20b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x20b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU, 0x2014, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK, 0x200c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN, 0x2004, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN, 0x2008, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK, 0x201c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK, 0x2020, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC, 0x2018, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2000, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK, 0x201c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK, 0x2010, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C, 0x2004, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK, 0x2018, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK, 0x2014, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK, 0x2000, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK, 0x2068, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK, 0x206c, CMU_CSIS),
	SFR(CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK, 0x20d4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK, 0x20d8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, 0x2034, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS, 0x2010, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0, 0x2014, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1, 0x2018, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2, 0x201c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3, 0x2020, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4, 0x2024, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA, 0x202c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP, 0x2030, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK, 0x2084, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK, 0x208c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, 0x20e4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, 0x20ec, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK, 0x2088, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK, 0x2090, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, 0x20f4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK, 0x20f8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK, 0x2054, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK, 0x2058, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, 0x2044, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK, 0x2064, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2048, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x204c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2050, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM, 0x2008, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, 0x20fc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, 0x2100, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK, 0x20b8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK, 0x20d0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK, 0x20c8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK, 0x20c0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK, 0x205c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK, 0x2060, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2038, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x203c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2040, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, 0x20e8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, 0x20f0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, 0x20dc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK, 0x20a8, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK, 0x20a4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK, 0x2098, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK, 0x2094, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK, 0x20a0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK, 0x209c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK, 0x2078, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK, 0x2080, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, 0x2074, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM, 0x200c, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK, 0x20b0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK, 0x20ac, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK, 0x20b4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK, 0x20bc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK, 0x20c4, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK, 0x20cc, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK, 0x2070, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, 0x20e0, CMU_CSIS),
	SFR(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5, 0x2028, CMU_CSIS),
	SFR(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, 0x2000, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, 0x2010, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK, 0x20b0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK, 0x20b8, CMU_DNC),
	SFR(CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK, 0x208c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK, 0x2090, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK, 0x2078, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK, 0x2050, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK, 0x203c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK, 0x20b4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK, 0x2044, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, 0x20d8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK, 0x209c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK, 0x2098, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK, 0x20a4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK, 0x20a0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK, 0x20ac, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH, 0x2014, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID, 0x201c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW, 0x2018, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1, 0x20bc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1, 0x20c4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, 0x20d4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, 0x2008, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK, 0x2080, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK, 0x2064, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK, 0x2068, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK, 0x206c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK, 0x2070, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM, 0x200c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK, 0x2058, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK, 0x205c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2, 0x20c0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2, 0x20c8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK, 0x2094, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK, 0x2054, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK, 0x2074, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK, 0x207c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK, 0x20f8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK, 0x20fc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1, 0x2108, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2, 0x210c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK, 0x2104, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK, 0x2048, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM, 0x2028, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK, 0x20f4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK, 0x2034, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK, 0x2038, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK, 0x2040, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK, 0x2030, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1, 0x2110, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2, 0x2114, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1, 0x2118, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2, 0x211c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK, 0x20f0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK, 0x204c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK, 0x2060, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK, 0x20cc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK, 0x20d0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK, 0x20e4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK, 0x20e8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK, 0x2084, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK, 0x2088, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK, 0x20a8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK, 0x20dc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK, 0x20e0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK, 0x20ec, CMU_DNC),
	SFR(CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C, 0x2024, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK, 0x202c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK, 0x2100, CMU_DNC),
	SFR(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK, 0x2000, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM, 0x2004, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK, 0x205c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK, 0x2058, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK, 0x2054, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK, 0x2050, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1, 0x2060, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK, 0x202c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK, 0x204c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK, 0x2068, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK, 0x206c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK, 0x2008, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2, 0x2064, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK, 0x2018, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, 0x2020, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK, 0x2024, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, 0x2034, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, 0x2038, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, 0x203c, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK, 0x2040, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, 0x2014, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK, 0x2030, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK, 0x2010, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK, 0x2048, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK, 0x2028, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK, 0x2078, CMU_DNS),
	SFR(CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C, 0x2044, CMU_DNS),
	SFR(CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK, 0x2074, CMU_DNS),
	SFR(CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK, 0x2070, CMU_DNS),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, 0x2000, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x2068, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, 0x2050, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, 0x2020, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, 0x2028, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x2008, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, 0x202c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, 0x2060, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, 0x2058, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, 0x2030, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, 0x2034, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, 0x2038, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, 0x203c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, 0x2040, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, 0x2044, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, 0x2048, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, 0x204c, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX, 0x2018, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, 0x2024, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, 0x200c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, 0x2010, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, 0x2014, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x201c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, 0x2054, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, 0x205c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, 0x2064, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK, 0x2000, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, 0x2038, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK, 0x202c, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK, 0x2030, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK, 0x2034, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH, 0x200c, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK, 0x2028, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK, 0x2024, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK, 0x2018, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, 0x2008, CMU_DSP),
	SFR(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK, 0x2014, CMU_DSP),
	SFR(CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK, 0x2000, CMU_DSP1),
	SFR(CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK, 0x2000, CMU_DSP2),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, 0x2000, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, 0x2034, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, 0x2038, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, 0x203c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, 0x2040, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1, 0x2078, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, 0x2090, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x2024, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2028, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, 0x2020, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK, 0x2054, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK, 0x2058, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK, 0x2064, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK, 0x2068, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1, 0x2088, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, 0x2044, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, 0x2048, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x202c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, 0x2098, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, 0x206c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, 0x2074, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, 0x2070, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM, 0x2008, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK, 0x204c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK, 0x2050, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK, 0x2094, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, 0x2014, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1, 0x2080, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x2018, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK, 0x2030, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK, 0x2004, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK, 0x205c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK, 0x2060, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, 0x2010, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK, 0x201c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2, 0x207c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2, 0x2084, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2, 0x208c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, 0x200c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2034, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK, 0x2028, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C, 0x2014, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x204c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, 0x2048, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x200c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK, 0x203c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK, 0x2050, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x2010, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK, 0x2038, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x2030, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x202c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK, 0x2044, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, 0x2024, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK, 0x2004, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN, 0x2008, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, 0x2000, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK, 0x2054, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE, 0x2018, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN, 0x2040, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, 0x2038, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, 0x2034, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x2004, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK, 0x2018, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK, 0x2014, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK, 0x2020, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK, 0x2044, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x2008, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 0x200c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK, 0x2010, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK, 0x201c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2, 0x2024, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x2028, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, 0x202c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, 0x203c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, 0x2040, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, 0x2030, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, 0x2000, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK, 0x2048, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2, 0x206c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, 0x2010, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2020, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK, 0x2028, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x2070, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x200c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK, 0x2018, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK, 0x2014, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK, 0x2090, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x2094, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x205c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x2060, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN, 0x2000, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK, 0x2038, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK, 0x2024, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2030, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL, 0x2034, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK, 0x2064, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2068, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO, 0x2078, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, 0x208c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK, 0x202c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x201c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK, 0x2074, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK, 0x207c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK, 0x2054, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x2008, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x2080, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x2088, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x2084, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2048, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2004, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x203c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x2040, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2044, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x204c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK, 0x2058, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2050, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, 0x2000, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK, 0x2014, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK, 0x2010, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, 0x200c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, 0x2048, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK, 0x2040, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK, 0x204c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, 0x2038, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, 0x203c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2, 0x2044, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x202c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x2018, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x201c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2020, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2024, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2028, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK, 0x2034, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, 0x2008, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2030, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, 0x2050, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK, 0x2044, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK, 0x201c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK, 0x206c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK, 0x2050, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK, 0x2054, CMU_IPP),
	SFR(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK, 0x2000, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, 0x2020, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK, 0x2008, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK, 0x200c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK, 0x2058, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK, 0x205c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM, 0x2004, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2038, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x203c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2040, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK, 0x2048, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1, 0x2064, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK, 0x2070, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK, 0x204c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK, 0x2010, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK, 0x2014, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, 0x2028, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, 0x202c, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, 0x2030, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2, 0x2068, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK, 0x2018, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK, 0x2034, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT, 0x2060, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS, 0x2074, CMU_IPP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK, 0x2030, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK, 0x2050, CMU_ITP),
	SFR(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK, 0x2000, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, 0x201c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK, 0x2028, CMU_ITP),
	SFR(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK, 0x2004, CMU_ITP),
	SFR(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK, 0x2008, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, 0x2024, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK, 0x2014, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK, 0x2010, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, 0x2020, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK, 0x204c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM, 0x200c, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK, 0x2018, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, 0x2034, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK, 0x2038, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK, 0x2044, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK, 0x2048, CMU_ITP),
	SFR(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK, 0x203c, CMU_ITP),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, 0x2000, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK, 0x20b0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK, 0x20b4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK, 0x2058, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK, 0x2048, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, 0x20d0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, 0x2064, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK, 0x2084, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK, 0x2080, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1, 0x20c0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, 0x201c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK, 0x20a4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK, 0x20a0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK, 0x20d4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x2008, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK, 0x2094, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK, 0x2074, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK, 0x20b8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK, 0x2024, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK, 0x2070, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM, 0x2010, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1, 0x20c8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK, 0x205c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK, 0x2034, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2, 0x20c4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2, 0x20cc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK, 0x2044, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, 0x2054, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK, 0x2030, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK, 0x204c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM, 0x2004, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK, 0x2018, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK, 0x2060, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK, 0x2020, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK, 0x2090, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK, 0x2014, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK, 0x2028, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK, 0x2000, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM, 0x2004, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK, 0x206c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK, 0x2014, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK, 0x2018, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK, 0x2010, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1, 0x205c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1, 0x2064, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK, 0x2028, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK, 0x202c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK, 0x2030, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK, 0x2034, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK, 0x2048, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK, 0x2058, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM, 0x2008, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK, 0x203c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK, 0x2050, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK, 0x2078, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK, 0x2070, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK, 0x2024, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK, 0x2074, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK, 0x204c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK, 0x2044, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK, 0x2040, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK, 0x2054, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK, 0x2038, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI, 0x201c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI, 0x2020, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK, 0x200c, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2, 0x2060, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2, 0x2068, CMU_MFC0),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x207c, CMU_MFC0),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2004, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2044, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK, 0x201c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK, 0x2020, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x2038, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2030, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK, 0x2004, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK, 0x201c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK, 0x2020, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK, 0x2024, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK, 0x2028, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK, 0x202c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1, 0x2030, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2, 0x2034, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x2038, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, 0x203c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK, 0x2040, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK, 0x2050, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK, 0x204c, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK, 0x2014, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK, 0x200c, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, 0x2044, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK, 0x2048, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK, 0x2008, CMU_MIF1),
	SFR(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK, 0x2010, CMU_MIF1),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK, 0x201c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK, 0x2020, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK, 0x2024, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK, 0x2028, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK, 0x202c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1, 0x2030, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2, 0x2034, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x2038, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, 0x203c, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK, 0x2040, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK, 0x204c, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK, 0x2014, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK, 0x2050, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK, 0x2008, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK, 0x200c, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK, 0x2010, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, 0x2044, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK, 0x2048, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK, 0x2004, CMU_MIF2),
	SFR(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF2),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK, 0x201c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK, 0x2020, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK, 0x2024, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK, 0x2028, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK, 0x202c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1, 0x2030, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x2038, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, 0x203c, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK, 0x2040, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK, 0x204c, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK, 0x2014, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK, 0x2050, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2, 0x2034, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK, 0x2004, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, 0x2044, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK, 0x2048, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK, 0x2000, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK, 0x2008, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK, 0x200c, CMU_MIF3),
	SFR(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK, 0x2010, CMU_MIF3),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK, 0x20bc, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK, 0x20c0, CMU_NPU),
	SFR(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK, 0x2000, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK, 0x20a8, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK, 0x2004, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK, 0x2008, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK, 0x2024, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK, 0x2028, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK, 0x202c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK, 0x2030, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK, 0x203c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK, 0x200c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK, 0x2018, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK, 0x2048, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK, 0x204c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK, 0x2054, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK, 0x2080, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK, 0x208c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK, 0x2060, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK, 0x2070, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK, 0x2084, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK, 0x2090, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK, 0x2068, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK, 0x2094, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK, 0x20a4, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK, 0x20ac, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK, 0x20b0, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK, 0x20c4, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK, 0x20b4, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK, 0x20b8, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK, 0x2050, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK, 0x2034, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK, 0x2040, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK, 0x2010, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK, 0x201c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK, 0x2038, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK, 0x2044, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK, 0x2014, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK, 0x2020, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK, 0x2098, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK, 0x207c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK, 0x2074, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK, 0x2078, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK, 0x2088, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK, 0x2058, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK, 0x205c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK, 0x2064, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK, 0x206c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK, 0x20a0, CMU_NPU),
	SFR(CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK, 0x2000, CMU_NPU10),
	SFR(CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK, 0x2000, CMU_NPU11),
	SFR(CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK, 0x2004, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK, 0x2014, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK, 0x20d4, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK, 0x20d8, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK, 0x2068, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK, 0x2030, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK, 0x2034, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK, 0x2038, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK, 0x203c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK, 0x2040, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK, 0x2044, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK, 0x2048, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK, 0x20ac, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK, 0x205c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK, 0x20b0, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK, 0x204c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK, 0x2050, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK, 0x2018, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK, 0x201c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK, 0x2020, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK, 0x2024, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK, 0x2028, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK, 0x202c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK, 0x20dc, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK, 0x2054, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK, 0x20c4, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK, 0x20c8, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK, 0x2008, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK, 0x2058, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK, 0x2064, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK, 0x20b4, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK, 0x20b8, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK, 0x206c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK, 0x2088, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK, 0x208c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK, 0x2090, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK, 0x2094, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK, 0x2098, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK, 0x209c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK, 0x20a0, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK, 0x20a4, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK, 0x20a8, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK, 0x2070, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK, 0x2074, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK, 0x2078, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK, 0x207c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK, 0x2080, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK, 0x2084, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK, 0x20bc, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK, 0x20c0, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK, 0x20d0, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK, 0x20cc, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK, 0x200c, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK, 0x2010, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK, 0x2060, CMU_NPUC),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x2010, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x20e4, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2004, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, 0x20b4, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, 0x20bc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, 0x20e0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, 0x20c0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, 0x20c4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, 0x20c8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, 0x20cc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, 0x20d0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK, 0x20b8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x2014, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK, 0x20d4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, 0x20d8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x200c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK, 0x20dc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4, 0x2030, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4, 0x2060, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5, 0x2064, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6, 0x2068, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7, 0x206c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8, 0x2070, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9, 0x2074, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10, 0x2048, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11, 0x204c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12, 0x2050, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13, 0x2054, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14, 0x2058, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15, 0x205c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5, 0x2034, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6, 0x2038, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7, 0x203c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8, 0x2040, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9, 0x2044, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10, 0x2018, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11, 0x201c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12, 0x2020, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13, 0x2024, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14, 0x2028, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15, 0x202c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0, 0x2094, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3, 0x209c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4, 0x20a0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5, 0x20a4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6, 0x20a8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7, 0x20ac, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8, 0x20b0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15, 0x2098, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0, 0x2078, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3, 0x207c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4, 0x2080, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5, 0x2084, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6, 0x2088, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7, 0x208c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8, 0x2090, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x2018, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2108, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2004, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, 0x20dc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK, 0x20e4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK, 0x20e8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK, 0x20ec, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, 0x20f0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x20f4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, 0x2104, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, 0x2008, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, 0x200c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK, 0x2010, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x2020, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x20f8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x2014, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, 0x20fc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK, 0x2100, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4, 0x2058, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10, 0x2040, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11, 0x2044, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12, 0x2048, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13, 0x204c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14, 0x2050, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15, 0x2054, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4, 0x203c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10, 0x2024, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11, 0x2028, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12, 0x202c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13, 0x2030, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14, 0x2034, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15, 0x2038, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1, 0x20a0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0, 0x209c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2, 0x20bc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3, 0x20c0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4, 0x20c4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5, 0x20c8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6, 0x20cc, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7, 0x20d0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9, 0x20d8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10, 0x20a4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0, 0x205c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1, 0x2060, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2, 0x207c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3, 0x2080, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4, 0x2084, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5, 0x2088, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6, 0x208c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7, 0x2090, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9, 0x2098, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10, 0x2064, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x20e0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK, 0x201c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK, 0x211c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12, 0x206c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12, 0x20ac, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13, 0x20b0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14, 0x20b4, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15, 0x20b8, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13, 0x2070, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14, 0x2074, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15, 0x2078, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK, 0x210c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK, 0x2110, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK, 0x2118, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK, 0x2114, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, 0x203c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK, 0x204c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x2048, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK, 0x200c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK, 0x2034, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x2038, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM, 0x2014, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x2028, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK, 0x201c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x2020, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, 0x2024, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2030, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, 0x2018, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK, 0x2040, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK, 0x2044, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2000, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2008, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2008, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2018, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2010, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2014, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2004, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2000, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK, 0x2000, CMU_SSP),
	SFR(CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK, 0x2008, CMU_SSP),
	SFR(CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, 0x2004, CMU_SSP),
	SFR(CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK, 0x200c, CMU_SSP),
	SFR(CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, 0x2014, CMU_SSP),
	SFR(CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK, 0x2010, CMU_SSP),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, 0x2000, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK, 0x2028, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK, 0x202c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK, 0x201c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK, 0x2010, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK, 0x200c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK, 0x2018, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK, 0x2014, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, 0x2038, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, 0x2008, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK, 0x2040, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, 0x2024, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, 0x2020, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1, 0x2030, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM, 0x2004, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2, 0x2034, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK, 0x203c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK, 0x2058, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK, 0x2054, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, 0x2068, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, 0x2064, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1, 0x206c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2, 0x2070, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK, 0x205c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C, 0x2048, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK, 0x2050, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK, 0x2060, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, 0x2074, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK, 0x2000, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM, 0x2008, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK, 0x2010, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK, 0x2014, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK, 0x2054, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK, 0x2058, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK, 0x203c, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK, 0x2040, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1, 0x204c, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK, 0x2030, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK, 0x2020, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK, 0x202c, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2, 0x2050, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK, 0x2060, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK, 0x2018, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK, 0x2034, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK, 0x2038, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK, 0x2028, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK, 0x201c, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK, 0x2024, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK, 0x200c, CMU_VRA),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK, 0x200c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x2100, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, 0x2004, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, 0x207c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2000, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x2138, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK, 0x2008, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK, 0x20e0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x20a0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x214c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x2028, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x202c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK, 0x2030, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK, 0x2034, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, 0x2080, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK, 0x20e4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, 0x2010, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x20a8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS, 0x20b0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, 0x2118, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK, 0x2024, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x20a4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK, 0x20ac, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x20dc, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK, 0x20e8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK, 0x2014, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK, 0x209c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK, 0x20f8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK, 0x2148, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK, 0x201c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK, 0x2020, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK, 0x2134, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK, 0x2018, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x20ec, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, 0x203c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, 0x2038, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK, 0x2044, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK, 0x2040, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, 0x20b4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, 0x20b8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK, 0x20bc, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS, 0x20c0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK, 0x2098, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK, 0x2090, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2094, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x20f0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, 0x2144, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK, 0x20f4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK, 0x2048, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK, 0x204c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK, 0x2050, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK, 0x2054, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK, 0x2060, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, 0x2084, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x2088, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, 0x208c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK, 0x206c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK, 0x2078, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK, 0x2114, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK, 0x210c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK, 0x20c4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS, 0x20c8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK, 0x20cc, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS, 0x20d0, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, 0x2058, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK, 0x205c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, 0x2064, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK, 0x2068, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK, 0x2070, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK, 0x2074, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0, 0x211c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, 0x2128, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK, 0x20fc, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, 0x2104, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK, 0x2108, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK, 0x2110, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK, 0x20d4, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS, 0x20d8, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1, 0x2120, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2, 0x2124, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, 0x212c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2, 0x2130, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK, 0x213c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK, 0x2140, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK, 0x2164, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK, 0x2160, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK, 0x215c, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK, 0x2158, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK, 0x2154, CMU_VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK, 0x2150, CMU_VTS),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_PCIE, 0x1888, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x18c0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG, 0x187c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_PCIE, 0x1898, CMU_TOP),
	SFR(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK, 0x1800, CMU_G3D),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLK_MIF1_BUSD, 0x1800, CMU_MIF1),
	SFR(CLK_CON_DIV_CLK_MIF2_BUSD, 0x1800, CMU_MIF2),
	SFR(CLK_CON_DIV_CLK_MIF3_BUSD, 0x1800, CMU_MIF3),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_S2D, 0x1800, CMU_S2D),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3034, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3038, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x303c, CMU_APM),
	SFR(QCH_CON_APBIF_TOP_RTC_QCH, 0x3040, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x3044, CMU_APM),
	SFR(QCH_CON_DTZPC_APM_QCH, 0x3048, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3050, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x304c, CMU_APM),
	SFR(QCH_CON_I3C_APM_CP_QCH_P, 0x3054, CMU_APM),
	SFR(DMYQCH_CON_I3C_APM_CP_QCH_S, 0x3000, CMU_APM),
	SFR(QCH_CON_I3C_APM_PMIC_QCH_P, 0x3058, CMU_APM),
	SFR(DMYQCH_CON_I3C_APM_PMIC_QCH_S, 0x3004, CMU_APM),
	SFR(QCH_CON_INTMEM_QCH, 0x305c, CMU_APM),
	SFR(QCH_CON_LHM_AXI_C_VTS_QCH, 0x3060, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_APM_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_LHS_AXI_C_CMGP_QCH, 0x3068, CMU_APM),
	SFR(QCH_CON_LHS_AXI_D_APM_QCH, 0x306c, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_DBGCORE_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH, 0x3074, CMU_APM),
	SFR(QCH_CON_LHS_AXI_LP_VTS_QCH, 0x3078, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x307c, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_VTS_QCH, 0x3080, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3084, CMU_APM),
	SFR(QCH_CON_PEM_QCH, 0x3088, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x308c, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HOST_QCH, 0x3090, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE, 0x3094, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, 0x3098, CMU_APM),
	SFR(QCH_CON_SPEEDY_APM_QCH, 0x309c, CMU_APM),
	SFR(QCH_CON_SPEEDY_SUB_APM_QCH, 0x30a0, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_GREBE, 0x30a8, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_DBG, 0x30a4, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x30ac, CMU_APM),
	SFR(QCH_CON_VGEN_LITE_APM_QCH, 0x30b0, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x30b4, CMU_APM),
	SFR(QCH_CON_ABOX_QCH_ACLK, 0x301c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK_DSIF, 0x303c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK0, 0x3020, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK1, 0x3024, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK2, 0x3028, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK3, 0x302c, CMU_AUD),
	SFR(DMYQCH_CON_ABOX_QCH_CPU, 0x3000, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK4, 0x3030, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_CNT, 0x3044, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK5, 0x3034, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_CCLK_ASB, 0x3040, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_SCLK, 0x3048, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK6, 0x3038, CMU_AUD),
	SFR(QCH_CON_AUD_CMU_AUD_QCH, 0x304c, CMU_AUD),
	SFR(QCH_CON_D_TZPC_AUD_QCH, 0x307c, CMU_AUD),
	SFR(QCH_CON_LHM_AXI_P_AUD_QCH, 0x3050, CMU_AUD),
	SFR(QCH_CON_LHS_AXI_D_AUD_QCH, 0x3054, CMU_AUD),
	SFR(QCH_CON_MAILBOX_AUD0_QCH, 0x3080, CMU_AUD),
	SFR(QCH_CON_MAILBOX_AUD1_QCH, 0x3084, CMU_AUD),
	SFR(QCH_CON_PPMU_AUD_QCH, 0x3058, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, 0x305c, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, 0x3060, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x3064, CMU_AUD),
	SFR(QCH_CON_SMMU_AUD_QCH_S1, 0x3068, CMU_AUD),
	SFR(QCH_CON_SMMU_AUD_QCH_S2, 0x306c, CMU_AUD),
	SFR(QCH_CON_SYSREG_AUD_QCH, 0x3070, CMU_AUD),
	SFR(QCH_CON_VGEN_LITE_AUD_QCH, 0x3074, CMU_AUD),
	SFR(QCH_CON_WDT_AUD_QCH, 0x3078, CMU_AUD),
	SFR(QCH_CON_BUS0_CMU_BUS0_QCH, 0x3074, CMU_BUS0),
	SFR(QCH_CON_BUSIF_CMUTOPC_QCH, 0x3078, CMU_BUS0),
	SFR(QCH_CON_CACHEAID_BUS0_QCH, 0x307c, CMU_BUS0),
	SFR(DMYQCH_CON_CMU_BUS0_CMUREF_QCH, 0x3000, CMU_BUS0),
	SFR(QCH_CON_D_TZPC_BUS0_QCH, 0x3080, CMU_BUS0),
	SFR(QCH_CON_LHM_ACEL_D_HSI1_QCH, 0x3084, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D0_CSIS_QCH, 0x3088, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D0_MCSC_QCH, 0x308c, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D0_TNR_QCH, 0x30a8, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D1_CSIS_QCH, 0x3090, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D1_MCSC_QCH, 0x3094, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D1_TNR_QCH, 0x3100, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_AUD_QCH, 0x3098, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_DNS_QCH, 0x309c, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_IPP_QCH, 0x30a0, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_SSP_QCH, 0x30a4, CMU_BUS0),
	SFR(QCH_CON_LHM_AXI_D_VRA_QCH, 0x30ac, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_AUD_QCH, 0x30b0, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_CSIS_QCH, 0x30b4, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_HSI1_QCH, 0x30b8, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_IPP_QCH, 0x30bc, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_ITP_QCH, 0x30c0, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_MCSC_QCH, 0x30c4, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_MIF0_QCH, 0x30c8, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_MIF1_QCH, 0x30cc, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_MIF2_QCH, 0x30d0, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_MIF3_QCH, 0x30d4, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_PERIC1_QCH, 0x30d8, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_PERIS_QCH, 0x30dc, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_SSP_QCH, 0x30e0, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_TNR_QCH, 0x30e4, CMU_BUS0),
	SFR(QCH_CON_LHS_AXI_P_VRA_QCH, 0x30e8, CMU_BUS0),
	SFR(QCH_CON_SYSREG_BUS0_QCH, 0x30ec, CMU_BUS0),
	SFR(QCH_CON_TREX_D0_BUS0_QCH, 0x30f0, CMU_BUS0),
	SFR(QCH_CON_TREX_D1_BUS0_QCH, 0x30f4, CMU_BUS0),
	SFR(QCH_CON_TREX_P_BUS0_QCH, 0x30f8, CMU_BUS0),
	SFR(QCH_CON_ADM_AHB_SSS_QCH, 0x307c, CMU_BUS1),
	SFR(QCH_CON_BAAW_D_SSS_QCH, 0x3080, CMU_BUS1),
	SFR(QCH_CON_BAAW_P_DNC_QCH, 0x3084, CMU_BUS1),
	SFR(QCH_CON_BAAW_P_VTS_QCH, 0x3088, CMU_BUS1),
	SFR(QCH_CON_BUS1_CMU_BUS1_QCH, 0x308c, CMU_BUS1),
	SFR(QCH_CON_CACHEAID_BUS1_QCH, 0x3090, CMU_BUS1),
	SFR(DMYQCH_CON_CMU_BUS1_CMUREF_QCH, 0x3000, CMU_BUS1),
	SFR(QCH_CON_DIT_QCH, 0x3094, CMU_BUS1),
	SFR(QCH_CON_D_TZPC_BUS1_QCH, 0x3098, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D0_DNC_QCH, 0x309c, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D0_G2D_QCH, 0x30a0, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D1_DNC_QCH, 0x30a4, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D1_G2D_QCH, 0x30a8, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D2_DNC_QCH, 0x30ac, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D2_G2D_QCH, 0x30b0, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D3_DNC_QCH, 0x3168, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D4_DNC_QCH, 0x316c, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D_HSI0_QCH, 0x30b4, CMU_BUS1),
	SFR(QCH_CON_LHM_ACEL_D_HSI2_QCH, 0x30b8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_DPU_QCH, 0x30bc, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D0_MFC0_QCH, 0x30c0, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_DPU_QCH, 0x30c4, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D1_MFC0_QCH, 0x30c8, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D2_DPU_QCH, 0x30cc, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_APM_QCH, 0x30d0, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_SSS_QCH, 0x30d4, CMU_BUS1),
	SFR(QCH_CON_LHM_AXI_D_VTS_QCH, 0x30d8, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_D_SSS_QCH, 0x30dc, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH, 0x30e0, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_DNC_QCH, 0x30e4, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_DPU_QCH, 0x30e8, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_G2D_QCH, 0x30ec, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_HSI0_QCH, 0x30f0, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_HSI2_QCH, 0x30f4, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_MFC0_QCH, 0x30f8, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_NPU00_QCH, 0x30fc, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_NPU01_QCH, 0x3100, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_NPU10_QCH, 0x3170, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_NPU11_QCH, 0x3174, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_PERIC0_QCH, 0x3104, CMU_BUS1),
	SFR(QCH_CON_LHS_AXI_P_VTS_QCH, 0x3108, CMU_BUS1),
	SFR(QCH_CON_PDMA_QCH, 0x310c, CMU_BUS1),
	SFR(QCH_CON_QE_PDMA_QCH, 0x3110, CMU_BUS1),
	SFR(QCH_CON_QE_RTIC_QCH, 0x3114, CMU_BUS1),
	SFR(QCH_CON_QE_SPDMA_QCH, 0x3118, CMU_BUS1),
	SFR(QCH_CON_QE_SSS_QCH, 0x311c, CMU_BUS1),
	SFR(QCH_CON_RTIC_QCH, 0x3120, CMU_BUS1),
	SFR(QCH_CON_SBIC_QCH, 0x3124, CMU_BUS1),
	SFR(QCH_CON_SPDMA_QCH, 0x3128, CMU_BUS1),
	SFR(QCH_CON_SSS_QCH, 0x312c, CMU_BUS1),
	SFR(QCH_CON_SYSMMU_S2_ACVPS_QCH, 0x3130, CMU_BUS1),
	SFR(QCH_CON_SYSMMU_S2_DIT_QCH, 0x3134, CMU_BUS1),
	SFR(QCH_CON_SYSMMU_S2_SBIC_QCH, 0x3138, CMU_BUS1),
	SFR(QCH_CON_SYSMMU_S2_SECU_QCH, 0x3178, CMU_BUS1),
	SFR(QCH_CON_SYSREG_BUS1_QCH, 0x313c, CMU_BUS1),
	SFR(QCH_CON_TREX_D0_BUS1_QCH, 0x3140, CMU_BUS1),
	SFR(QCH_CON_TREX_D1_BUS1_QCH, 0x3144, CMU_BUS1),
	SFR(QCH_CON_TREX_P_BUS1_QCH, 0x3148, CMU_BUS1),
	SFR(QCH_CON_TREX_RB_BUS1_QCH, 0x314c, CMU_BUS1),
	SFR(QCH_CON_VGEN_LITE_BUS1_QCH, 0x3150, CMU_BUS1),
	SFR(QCH_CON_VGEN_PDMA_QCH, 0x3154, CMU_BUS1),
	SFR(QCH_CON_ADC_CMGP_QCH_S0, 0x3008, CMU_CMGP),
	SFR(QCH_CON_ADC_CMGP_QCH_S1, 0x300c, CMU_CMGP),
	SFR(DMYQCH_CON_ADC_CMGP_QCH_OSC, 0x3000, CMU_CMGP),
	SFR(QCH_CON_CMGP_CMU_CMGP_QCH, 0x3010, CMU_CMGP),
	SFR(QCH_CON_DBGCORE_UART_CMGP_QCH, 0x3014, CMU_CMGP),
	SFR(QCH_CON_D_TZPC_CMGP_QCH, 0x3018, CMU_CMGP),
	SFR(QCH_CON_GPIO_CMGP_QCH, 0x301c, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP0_QCH, 0x3020, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP1_QCH, 0x3024, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP2_QCH, 0x3028, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP3_QCH, 0x302c, CMU_CMGP),
	SFR(QCH_CON_LHM_AXI_C_CMGP_QCH, 0x3030, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP_QCH, 0x303c, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP2APM_QCH, 0x3034, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP2PMU_AP_QCH, 0x3038, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP0_QCH, 0x3040, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP1_QCH, 0x3044, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP2_QCH, 0x3048, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP3_QCH, 0x304c, CMU_CMGP),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0, 0x3004, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1, 0x3008, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2, 0x300c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3, 0x3010, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4, 0x3014, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5, 0x3018, CMU_TOP),
	SFR(DMYQCH_CON_OTP_QCH, 0x301c, CMU_TOP),
	SFR(QCH_CON_ACE_SLICE_G3D0_QCH, 0x3114, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_QCH, 0x3118, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D2_QCH, 0x311c, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D3_QCH, 0x3120, CMU_CORE),
	SFR(QCH_CON_BDU_QCH, 0x3050, CMU_CORE),
	SFR(DMYQCH_CON_CCI_QCH, 0x3000, CMU_CORE),
	SFR(DMYQCH_CON_CMU_CORE_CMUREF_QCH, 0x3004, CMU_CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x3054, CMU_CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x3058, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH, 0x305c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_G3D_QCH, 0x3060, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH, 0x3064, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_G3D_QCH, 0x3068, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D2_G3D_QCH, 0x306c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D3_G3D_QCH, 0x3070, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_G_CSSYS_QCH, 0x3074, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_L_CORE_QCH, 0x3078, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH, 0x307c, CMU_CORE),
	SFR(QCH_CON_LHS_ATB_T_BDU_QCH, 0x3080, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_L_CORE_QCH, 0x3084, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_APM_QCH, 0x3088, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL0_QCH, 0x308c, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL2_QCH, 0x3090, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D_QCH, 0x3094, CMU_CORE),
	SFR(QCH_CON_PPCFW_G3D_QCH, 0x3098, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_0_QCH, 0x309c, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_1_QCH, 0x30a0, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL2_0_QCH, 0x30a4, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL2_1_QCH, 0x30a8, CMU_CORE),
	SFR(QCH_CON_PPC_G3D0_QCH, 0x30ac, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_QCH, 0x30b0, CMU_CORE),
	SFR(QCH_CON_PPC_G3D2_QCH, 0x30b4, CMU_CORE),
	SFR(QCH_CON_PPC_G3D3_QCH, 0x30b8, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS0_QCH, 0x30bc, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS1_QCH, 0x30c0, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_0_QCH, 0x30c4, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_1_QCH, 0x30c8, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL2_0_QCH, 0x30cc, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL2_1_QCH, 0x30d0, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D0_QCH, 0x30d4, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D1_QCH, 0x30d8, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D2_QCH, 0x30dc, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D3_QCH, 0x30e0, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D0_QCH, 0x30f4, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D1_QCH, 0x30f8, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D2_QCH, 0x30fc, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D3_QCH, 0x3100, CMU_CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x3104, CMU_CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x3108, CMU_CORE),
	SFR(QCH_CON_TREX_P0_CORE_QCH, 0x310c, CMU_CORE),
	SFR(QCH_CON_TREX_P1_CORE_QCH, 0x3110, CMU_CORE),
	SFR(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_BPS_CPUCL0_QCH, 0x3098, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x3004, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x309c, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_SCLK, 0x30b8, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_ATCLK, 0x30a4, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_PDBGCLK, 0x30b4, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_GIC, 0x30ac, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_DBG_PD, 0x30a8, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_QCH_PCLK, 0x30b0, CMU_CPUCL0),
	SFR(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK, 0x3008, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x30a0, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_QCH, 0x30bc, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x30c0, CMU_CPUCL0),
	SFR(QCH_CON_HPM_APBIF_CPUCL0_QCH, 0x30c4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH, 0x30c8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH, 0x30cc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH, 0x30d0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH, 0x30d4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH, 0x30d8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH, 0x30dc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH, 0x30e0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH, 0x30e4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_BDU_QCH, 0x30e8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_DBGCORE_QCH, 0x30ec, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH, 0x30f0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH, 0x30f4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_ETR_QCH, 0x30f8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_STM_QCH, 0x30fc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_P_CPUCL0_QCH, 0x3100, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH, 0x3104, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH, 0x3108, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH, 0x310c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH, 0x3110, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH, 0x3114, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH, 0x3118, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH, 0x311c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH, 0x3120, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_CSSYS_QCH, 0x3124, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH, 0x3128, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH, 0x312c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_ETR_QCH, 0x3130, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_STM_QCH, 0x3134, CMU_CPUCL0),
	SFR(QCH_CON_SECJTAG_QCH, 0x3138, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x313c, CMU_CPUCL0),
	SFR(QCH_CON_TREX_CPUCL0_QCH, 0x3140, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x3000, CMU_CPUCL1),
	SFR(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3010, CMU_CPUCL1),
	SFR(DMYQCH_CON_CPUCL1_QCH_MID, 0x3004, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x3014, CMU_CPUCL1),
	SFR(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH, 0x3018, CMU_CPUCL1),
	SFR(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH, 0x301c, CMU_CPUCL1),
	SFR(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH, 0x3000, CMU_CPUCL2),
	SFR(QCH_CON_CPUCL2_CMU_CPUCL2_QCH, 0x3008, CMU_CPUCL2),
	SFR(QCH_CON_D_TZPC_CPUCL2_QCH, 0x300c, CMU_CPUCL2),
	SFR(QCH_CON_HPM_APBIF_CPUCL2_QCH, 0x3010, CMU_CPUCL2),
	SFR(QCH_CON_LHM_AXI_P_CPUCL2_QCH, 0x3014, CMU_CPUCL2),
	SFR(QCH_CON_SYSREG_CPUCL2_QCH, 0x3018, CMU_CPUCL2),
	SFR(QCH_CON_CSIS_CMU_CSIS_QCH, 0x3058, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_C2_CSIS, 0x305c, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS0, 0x3060, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS1, 0x3064, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS2, 0x3068, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS3, 0x306c, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS4, 0x3070, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS_DMA, 0x3078, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_PDP_TOP, 0x307c, CMU_CSIS),
	SFR(QCH_CON_CSIS_PDP_QCH_CSIS5, 0x3074, CMU_CSIS),
	SFR(QCH_CON_D_TZPC_CSIS_QCH, 0x3080, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH, 0x3084, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH, 0x3088, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH, 0x308c, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH, 0x3090, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH, 0x3094, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH, 0x3098, CMU_CSIS),
	SFR(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH, 0x309c, CMU_CSIS),
	SFR(QCH_CON_LHM_AXI_P_CSIS_QCH, 0x30a0, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF0_CSISIPP_QCH, 0x30a4, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF1_CSISIPP_QCH, 0x30a8, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_OTF2_CSISIPP_QCH, 0x30ac, CMU_CSIS),
	SFR(QCH_CON_LHS_AST_VO_CSISIPP_QCH, 0x30b0, CMU_CSIS),
	SFR(QCH_CON_LHS_AXI_D0_CSIS_QCH, 0x30b4, CMU_CSIS),
	SFR(QCH_CON_LHS_AXI_D1_CSIS_QCH, 0x30b8, CMU_CSIS),
	SFR(QCH_CON_LHS_AXI_P_CSISPERIC1_QCH, 0x30bc, CMU_CSIS),
	SFR(QCH_CON_OIS_MCU_TOP_QCH_A, 0x30c0, CMU_CSIS),
	SFR(QCH_CON_OIS_MCU_TOP_QCH_H, 0x30cc, CMU_CSIS),
	SFR(QCH_CON_OIS_MCU_TOP_QCH_D, 0x30c4, CMU_CSIS),
	SFR(QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH, 0x30d0, CMU_CSIS),
	SFR(QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH, 0x30d4, CMU_CSIS),
	SFR(QCH_CON_PPMU_PDP_STAT_CSIS_QCH, 0x30d8, CMU_CSIS),
	SFR(QCH_CON_PPMU_STRP_CSIS_QCH, 0x30dc, CMU_CSIS),
	SFR(QCH_CON_PPMU_ZSL_CSIS_QCH, 0x30e0, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA0_QCH, 0x30e4, CMU_CSIS),
	SFR(QCH_CON_QE_CSIS_DMA1_QCH, 0x30e8, CMU_CSIS),
	SFR(QCH_CON_QE_PDP_STAT_QCH, 0x30ec, CMU_CSIS),
	SFR(QCH_CON_QE_STRP_QCH, 0x30f0, CMU_CSIS),
	SFR(QCH_CON_QE_ZSL_QCH, 0x30f4, CMU_CSIS),
	SFR(QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, 0x30f8, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D0_CSIS_QCH_S1, 0x30fc, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D0_CSIS_QCH_S2, 0x3100, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D1_CSIS_QCH_S1, 0x3104, CMU_CSIS),
	SFR(QCH_CON_SYSMMU_D1_CSIS_QCH_S2, 0x3108, CMU_CSIS),
	SFR(QCH_CON_SYSREG_CSIS_QCH, 0x310c, CMU_CSIS),
	SFR(QCH_CON_VGEN_LITE_CSIS_QCH, 0x3110, CMU_CSIS),
	SFR(DMYQCH_CON_ADM_DAP_DNC_QCH, 0x3000, CMU_DNC),
	SFR(QCH_CON_BUSIF_HPMDNC_QCH, 0x3194, CMU_DNC),
	SFR(QCH_CON_DNC_CMU_DNC_QCH, 0x3094, CMU_DNC),
	SFR(QCH_CON_D_TZPC_DNC_QCH, 0x3098, CMU_DNC),
	SFR(QCH_CON_IP_DSPC_QCH, 0x309c, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH, 0x30b8, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH, 0x30bc, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH, 0x30c0, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH, 0x30c4, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH, 0x31a8, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH, 0x31ac, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH, 0x30e4, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH, 0x30e8, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH, 0x30ec, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH, 0x30f0, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_P_DNC_QCH, 0x30d0, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_P_DSPC_800_QCH, 0x30d4, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D0_DNC_QCH, 0x30d8, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D1_DNC_QCH, 0x30dc, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D2_DNC_QCH, 0x30e0, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D3_DNC_QCH, 0x31b0, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D4_DNC_QCH, 0x31b4, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH, 0x30f4, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH, 0x30f8, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH, 0x30fc, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH, 0x3100, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH, 0x31b8, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH, 0x31bc, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH, 0x31c0, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH, 0x31c4, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH, 0x31c8, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH, 0x31cc, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH, 0x31d0, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH, 0x31d4, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH, 0x31d8, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH, 0x31dc, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_P_DNCDSP0_QCH, 0x310c, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_P_DNCDSP1_QCH, 0x3110, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_P_DNCDSP2_QCH, 0x31e0, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_P_DSPC_200_QCH, 0x3114, CMU_DNC),
	SFR(QCH_CON_PPMU_DNC0_QCH, 0x3118, CMU_DNC),
	SFR(QCH_CON_PPMU_DNC1_QCH, 0x311c, CMU_DNC),
	SFR(QCH_CON_PPMU_DNC2_QCH, 0x3120, CMU_DNC),
	SFR(QCH_CON_PPMU_DNC3_QCH, 0x31e4, CMU_DNC),
	SFR(QCH_CON_PPMU_DNC4_QCH, 0x31e8, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC0_QCH_S1, 0x3124, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC0_QCH_S2, 0x3128, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC1_QCH_S1, 0x312c, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC1_QCH_S2, 0x3130, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC2_QCH_S1, 0x3134, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC2_QCH_S2, 0x3138, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC3_QCH_S1, 0x31ec, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC3_QCH_S2, 0x31f0, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC4_QCH_S1, 0x31f4, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DNC4_QCH_S2, 0x31f8, CMU_DNC),
	SFR(QCH_CON_SYSREG_DNC_QCH, 0x313c, CMU_DNC),
	SFR(QCH_CON_VGEN_LITE_DNC_QCH, 0x3140, CMU_DNC),
	SFR(QCH_CON_BUSIF_HPMDNS_QCH, 0x303c, CMU_DNS),
	SFR(QCH_CON_DNS_QCH, 0x304c, CMU_DNS),
	SFR(QCH_CON_DNS_CMU_DNS_QCH, 0x3048, CMU_DNS),
	SFR(QCH_CON_D_TZPC_DNS_QCH, 0x3054, CMU_DNS),
	SFR(QCH_CON_LHM_AST_CTL_ITPDNS_QCH, 0x3058, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF0_ITPDNS_QCH, 0x305c, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF3_ITPDNS_QCH, 0x3060, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF_IPPDNS_QCH, 0x3064, CMU_DNS),
	SFR(QCH_CON_LHM_AST_OTF_TNRDNS_QCH, 0x3068, CMU_DNS),
	SFR(QCH_CON_LHM_AST_VO_IPPDNS_QCH, 0x306c, CMU_DNS),
	SFR(QCH_CON_LHM_AXI_P_ITPDNS_QCH, 0x3070, CMU_DNS),
	SFR(QCH_CON_LHS_AST_CTL_DNSITP_QCH, 0x3074, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF0_DNSITP_QCH, 0x3078, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF1_DNSITP_QCH, 0x307c, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF2_DNSITP_QCH, 0x3080, CMU_DNS),
	SFR(QCH_CON_LHS_AST_OTF3_DNSITP_QCH, 0x3084, CMU_DNS),
	SFR(QCH_CON_LHS_AST_VO_DNSTNR_QCH, 0x308c, CMU_DNS),
	SFR(QCH_CON_LHS_AXI_D_DNS_QCH, 0x3090, CMU_DNS),
	SFR(QCH_CON_PPMU_DNS_QCH, 0x3094, CMU_DNS),
	SFR(QCH_CON_SYSMMU_DNS_QCH_S1, 0x3098, CMU_DNS),
	SFR(QCH_CON_SYSMMU_DNS_QCH_S2, 0x309c, CMU_DNS),
	SFR(QCH_CON_SYSREG_DNS_QCH, 0x30a0, CMU_DNS),
	SFR(QCH_CON_VGEN_LITE_DNS_QCH, 0x30a4, CMU_DNS),
	SFR(QCH_CON_DPU_QCH_DPU, 0x303c, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_DMA, 0x3040, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_DPP, 0x3044, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_DPU_WB_MUX, 0x3048, CMU_DPU),
	SFR(QCH_CON_DPU_CMU_DPU_QCH, 0x3038, CMU_DPU),
	SFR(QCH_CON_D_TZPC_DPU_QCH, 0x304c, CMU_DPU),
	SFR(QCH_CON_LHM_AXI_P_DPU_QCH, 0x3050, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D0_DPU_QCH, 0x3054, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D1_DPU_QCH, 0x3058, CMU_DPU),
	SFR(QCH_CON_LHS_AXI_D2_DPU_QCH, 0x305c, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD0_QCH, 0x3060, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD1_QCH, 0x3064, CMU_DPU),
	SFR(QCH_CON_PPMU_DPUD2_QCH, 0x3068, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD0_QCH_S1, 0x306c, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD0_QCH_S2, 0x3070, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD1_QCH_S1, 0x3074, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD1_QCH_S2, 0x3078, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD2_QCH_S1, 0x307c, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPUD2_QCH_S2, 0x3080, CMU_DPU),
	SFR(QCH_CON_SYSREG_DPU_QCH, 0x3084, CMU_DPU),
	SFR(QCH_CON_DSP_CMU_DSP_QCH, 0x3024, CMU_DSP),
	SFR(QCH_CON_D_TZPC_DSP_QCH, 0x3028, CMU_DSP),
	SFR(QCH_CON_IP_DSP_QCH, 0x302c, CMU_DSP),
	SFR(QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH, 0x3030, CMU_DSP),
	SFR(QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH, 0x3034, CMU_DSP),
	SFR(QCH_CON_LHM_AXI_P_DNCDSP_QCH, 0x3040, CMU_DSP),
	SFR(QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH, 0x3044, CMU_DSP),
	SFR(QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH, 0x3048, CMU_DSP),
	SFR(QCH_CON_SYSREG_DSP_QCH, 0x304c, CMU_DSP),
	SFR(QCH_CON_DSP1_CMU_DSP1_QCH, 0x3000, CMU_DSP1),
	SFR(QCH_CON_IP_DSP1_QCH, 0x302c, CMU_DSP1),
	SFR(QCH_CON_DSP2_CMU_DSP2_QCH, 0x3000, CMU_DSP2),
	SFR(QCH_CON_IP_DSP2_QCH, 0x302c, CMU_DSP2),
	SFR(QCH_CON_ASTC_QCH, 0x303c, CMU_G2D),
	SFR(QCH_CON_D_TZPC_G2D_QCH, 0x3040, CMU_G2D),
	SFR(QCH_CON_G2D_QCH, 0x3048, CMU_G2D),
	SFR(QCH_CON_G2D_CMU_G2D_QCH, 0x3044, CMU_G2D),
	SFR(QCH_CON_JPEG_QCH, 0x304c, CMU_G2D),
	SFR(QCH_CON_JSQZ_QCH, 0x3050, CMU_G2D),
	SFR(QCH_CON_LHM_AXI_P_G2D_QCH, 0x3054, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D0_G2D_QCH, 0x3058, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D1_G2D_QCH, 0x305c, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D2_G2D_QCH, 0x3060, CMU_G2D),
	SFR(QCH_CON_MSCL_QCH, 0x3064, CMU_G2D),
	SFR(QCH_CON_PPMU_D0_G2D_QCH, 0x3068, CMU_G2D),
	SFR(QCH_CON_PPMU_D1_G2D_QCH, 0x306c, CMU_G2D),
	SFR(QCH_CON_PPMU_D2_G2D_QCH, 0x3070, CMU_G2D),
	SFR(QCH_CON_QE_ASTC_QCH, 0x3074, CMU_G2D),
	SFR(QCH_CON_QE_JPEG_QCH, 0x3078, CMU_G2D),
	SFR(QCH_CON_QE_JSQZ_QCH, 0x307c, CMU_G2D),
	SFR(QCH_CON_QE_MSCL_QCH, 0x3080, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D0_G2D_QCH_S1, 0x3084, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D0_G2D_QCH_S2, 0x3088, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D1_G2D_QCH_S1, 0x308c, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D1_G2D_QCH_S2, 0x3090, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D2_G2D_QCH_S1, 0x3094, CMU_G2D),
	SFR(QCH_CON_SYSMMU_D2_G2D_QCH_S2, 0x3098, CMU_G2D),
	SFR(QCH_CON_SYSREG_G2D_QCH, 0x309c, CMU_G2D),
	SFR(QCH_CON_VGEN_LITE_G2D_QCH, 0x30a0, CMU_G2D),
	SFR(QCH_CON_ADD_APBIF_G3D_QCH, 0x3020, CMU_G3D),
	SFR(DMYQCH_CON_ADD_G3D_QCH, 0x3000, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D0_G3D, 0x3024, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D1_G3D, 0x3028, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D2_G3D, 0x302c, CMU_G3D),
	SFR(QCH_CON_ASB_G3D_QCH_LH_D3_G3D, 0x3030, CMU_G3D),
	SFR(QCH_CON_BUSIF_HPMG3D_QCH, 0x3034, CMU_G3D),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x3038, CMU_G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x303c, CMU_G3D),
	SFR(QCH_CON_GPU_QCH, 0x3040, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_P_G3D_QCH, 0x3044, CMU_G3D),
	SFR(QCH_CON_LHM_AXI_P_INT_G3D_QCH, 0x3048, CMU_G3D),
	SFR(QCH_CON_LHS_AXI_P_INT_G3D_QCH, 0x304c, CMU_G3D),
	SFR(QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH, 0x3054, CMU_G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x3058, CMU_G3D),
	SFR(QCH_CON_VGEN_LITE_G3D_QCH, 0x305c, CMU_G3D),
	SFR(QCH_CON_DP_LINK_QCH_PCLK, 0x3018, CMU_HSI0),
	SFR(QCH_CON_DP_LINK_QCH_GTC_CLK, 0x3014, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI0_QCH, 0x301c, CMU_HSI0),
	SFR(QCH_CON_HSI0_CMU_HSI0_QCH, 0x3020, CMU_HSI0),
	SFR(QCH_CON_LHM_AXI_P_HSI0_QCH, 0x3024, CMU_HSI0),
	SFR(QCH_CON_LHS_ACEL_D_HSI0_QCH, 0x3028, CMU_HSI0),
	SFR(QCH_CON_PPMU_HSI0_BUS1_QCH, 0x302c, CMU_HSI0),
	SFR(QCH_CON_SYSMMU_USB_QCH, 0x3030, CMU_HSI0),
	SFR(QCH_CON_SYSREG_HSI0_QCH, 0x3034, CMU_HSI0),
	SFR(DMYQCH_CON_USB31DRD_QCH_REF, 0x3000, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_SLV_CTRL, 0x3040, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_SLV_LINK, 0x3044, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_APB, 0x3038, CMU_HSI0),
	SFR(QCH_CON_USB31DRD_QCH_PCS, 0x303c, CMU_HSI0),
	SFR(QCH_CON_VGEN_LITE_HSI0_QCH, 0x3048, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI1_QCH, 0x3024, CMU_HSI1),
	SFR(QCH_CON_GPIO_HSI1_QCH, 0x3028, CMU_HSI1),
	SFR(QCH_CON_HSI1_CMU_HSI1_QCH, 0x302c, CMU_HSI1),
	SFR(QCH_CON_LHM_AXI_P_HSI1_QCH, 0x3030, CMU_HSI1),
	SFR(QCH_CON_LHS_ACEL_D_HSI1_QCH, 0x3034, CMU_HSI1),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3038, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN2_QCH_MSTR, 0x3044, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN2_QCH_PCS, 0x3048, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN2_QCH_PHY, 0x304c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN2_QCH_DBI, 0x3040, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN2_QCH_APB, 0x303c, CMU_HSI1),
	SFR(DMYQCH_CON_PCIE_GEN2_QCH_REF, 0x3000, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_APB, 0x3050, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_DBI, 0x3058, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_AXI, 0x3054, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB, 0x305c, CMU_HSI1),
	SFR(DMYQCH_CON_PCIE_GEN4_0_QCH_REF, 0x3004, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB, 0x3060, CMU_HSI1),
	SFR(QCH_CON_PCIE_IA_GEN2_QCH, 0x3064, CMU_HSI1),
	SFR(QCH_CON_PCIE_IA_GEN4_0_QCH, 0x3068, CMU_HSI1),
	SFR(QCH_CON_PPMU_HSI1_QCH, 0x306c, CMU_HSI1),
	SFR(QCH_CON_SYSMMU_HSI1_QCH, 0x3070, CMU_HSI1),
	SFR(QCH_CON_SYSREG_HSI1_QCH, 0x3074, CMU_HSI1),
	SFR(QCH_CON_UFS_CARD_QCH, 0x3078, CMU_HSI1),
	SFR(QCH_CON_UFS_CARD_QCH_FMP, 0x307c, CMU_HSI1),
	SFR(QCH_CON_UFS_EMBD_QCH, 0x3080, CMU_HSI1),
	SFR(QCH_CON_UFS_EMBD_QCH_FMP, 0x3084, CMU_HSI1),
	SFR(QCH_CON_VGEN_LITE_HSI1_QCH, 0x3088, CMU_HSI1),
	SFR(QCH_CON_D_TZPC_HSI2_QCH, 0x3014, CMU_HSI2),
	SFR(QCH_CON_GPIO_HSI2_QCH, 0x3018, CMU_HSI2),
	SFR(QCH_CON_HSI2_CMU_HSI2_QCH, 0x301c, CMU_HSI2),
	SFR(QCH_CON_LHM_AXI_P_HSI2_QCH, 0x3020, CMU_HSI2),
	SFR(QCH_CON_LHS_ACEL_D_HSI2_QCH, 0x3024, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_DBI, 0x3030, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_AXI, 0x302c, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_APB, 0x3028, CMU_HSI2),
	SFR(DMYQCH_CON_PCIE_GEN4_1_QCH_REF, 0x3000, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB, 0x3034, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB, 0x3038, CMU_HSI2),
	SFR(QCH_CON_PCIE_IA_GEN4_1_QCH, 0x303c, CMU_HSI2),
	SFR(QCH_CON_PPMU_HSI2_QCH, 0x3040, CMU_HSI2),
	SFR(QCH_CON_SYSMMU_HSI2_QCH, 0x3044, CMU_HSI2),
	SFR(QCH_CON_SYSREG_HSI2_QCH, 0x3048, CMU_HSI2),
	SFR(QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH, 0x304c, CMU_HSI2),
	SFR(QCH_CON_D_TZPC_IPP_QCH, 0x3048, CMU_IPP),
	SFR(QCH_CON_IPP_CMU_IPP_QCH, 0x304c, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF0_CSISIPP_QCH, 0x3050, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF1_CSISIPP_QCH, 0x3054, CMU_IPP),
	SFR(QCH_CON_LHM_AST_OTF2_CSISIPP_QCH, 0x3058, CMU_IPP),
	SFR(QCH_CON_LHM_AST_VO_CSISIPP_QCH, 0x305c, CMU_IPP),
	SFR(QCH_CON_LHM_AXI_P_IPP_QCH, 0x3060, CMU_IPP),
	SFR(QCH_CON_LHS_AST_OTF_IPPDNS_QCH, 0x3064, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH, 0x306c, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH, 0x3070, CMU_IPP),
	SFR(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH, 0x3074, CMU_IPP),
	SFR(QCH_CON_LHS_AST_VO_IPPDNS_QCH, 0x3078, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH, 0x307c, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH, 0x3080, CMU_IPP),
	SFR(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH, 0x3084, CMU_IPP),
	SFR(QCH_CON_LHS_AXI_D_IPP_QCH, 0x3088, CMU_IPP),
	SFR(QCH_CON_PPMU_IPP_QCH, 0x308c, CMU_IPP),
	SFR(QCH_CON_SIPU_IPP_QCH, 0x3090, CMU_IPP),
	SFR(QCH_CON_SIPU_IPP_QCH_C2_STAT, 0x3094, CMU_IPP),
	SFR(QCH_CON_SIPU_IPP_QCH_C2_YDS, 0x3024, CMU_IPP),
	SFR(QCH_CON_SYSMMU_IPP_QCH_S1, 0x3098, CMU_IPP),
	SFR(QCH_CON_SYSMMU_IPP_QCH_S2, 0x309c, CMU_IPP),
	SFR(QCH_CON_SYSREG_IPP_QCH, 0x30a0, CMU_IPP),
	SFR(QCH_CON_VGEN_LITE_IPP_QCH, 0x30a4, CMU_IPP),
	SFR(QCH_CON_D_TZPC_ITP_QCH, 0x303c, CMU_ITP),
	SFR(QCH_CON_ITP_QCH, 0x3044, CMU_ITP),
	SFR(QCH_CON_ITP_CMU_ITP_QCH, 0x3040, CMU_ITP),
	SFR(QCH_CON_LHM_AST_CTL_DNSITP_QCH, 0x3048, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF0_DNSITP_QCH, 0x304c, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF1_DNSITP_QCH, 0x3050, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF2_DNSITP_QCH, 0x3054, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF3_DNSITP_QCH, 0x3058, CMU_ITP),
	SFR(QCH_CON_LHM_AST_OTF_TNRITP_QCH, 0x3088, CMU_ITP),
	SFR(QCH_CON_LHM_AXI_P_ITP_QCH, 0x3060, CMU_ITP),
	SFR(QCH_CON_LHS_AST_CTL_ITPDNS_QCH, 0x3064, CMU_ITP),
	SFR(QCH_CON_LHS_AST_OTF0_ITPDNS_QCH, 0x3068, CMU_ITP),
	SFR(QCH_CON_LHS_AST_OTF3_ITPDNS_QCH, 0x3074, CMU_ITP),
	SFR(QCH_CON_LHS_AST_OTF_ITPMCSC_QCH, 0x3078, CMU_ITP),
	SFR(QCH_CON_LHS_AXI_P_ITPDNS_QCH, 0x307c, CMU_ITP),
	SFR(QCH_CON_SYSREG_ITP_QCH, 0x3080, CMU_ITP),
	SFR(QCH_CON_C2AGENT_D0_MCSC_QCH, 0x3054, CMU_MCSC),
	SFR(QCH_CON_C2AGENT_D1_MCSC_QCH, 0x3004, CMU_MCSC),
	SFR(QCH_CON_C2AGENT_D2_MCSC_QCH, 0x300c, CMU_MCSC),
	SFR(QCH_CON_D_TZPC_MCSC_QCH, 0x3058, CMU_MCSC),
	SFR(QCH_CON_GDC_QCH, 0x305c, CMU_MCSC),
	SFR(QCH_CON_GDC_QCH_C2, 0x3060, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_INT_GDCMCSC_QCH, 0x306c, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_OTF_ITPMCSC_QCH, 0x3070, CMU_MCSC),
	SFR(QCH_CON_LHM_AST_VO_TNRMCSC_QCH, 0x3080, CMU_MCSC),
	SFR(QCH_CON_LHM_AXI_P_MCSC_QCH, 0x3084, CMU_MCSC),
	SFR(QCH_CON_LHS_AST_INT_GDCMCSC_QCH, 0x3088, CMU_MCSC),
	SFR(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH, 0x3090, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D0_MCSC_QCH, 0x3094, CMU_MCSC),
	SFR(QCH_CON_LHS_AXI_D1_MCSC_QCH, 0x3098, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH, 0x30a0, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH_C2, 0x30a4, CMU_MCSC),
	SFR(QCH_CON_MCSC_CMU_MCSC_QCH, 0x309c, CMU_MCSC),
	SFR(QCH_CON_PPMU_GDC_QCH, 0x30b0, CMU_MCSC),
	SFR(QCH_CON_PPMU_MCSC_QCH, 0x30b8, CMU_MCSC),
	SFR(QCH_CON_QE_GDC_QCH, 0x30c0, CMU_MCSC),
	SFR(QCH_CON_QE_MCSC_QCH, 0x30c8, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D0_MCSC_QCH_S1, 0x30d0, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D0_MCSC_QCH_S2, 0x30d4, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D1_MCSC_QCH_S1, 0x30d8, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_D1_MCSC_QCH_S2, 0x30dc, CMU_MCSC),
	SFR(QCH_CON_SYSREG_MCSC_QCH, 0x30e0, CMU_MCSC),
	SFR(QCH_CON_VGEN_LITE_MCSC_QCH, 0x30e4, CMU_MCSC),
	SFR(QCH_CON_D_TZPC_MFC0_QCH, 0x3024, CMU_MFC0),
	SFR(QCH_CON_LHM_AXI_P_MFC0_QCH, 0x3028, CMU_MFC0),
	SFR(QCH_CON_LHS_AXI_D0_MFC0_QCH, 0x302c, CMU_MFC0),
	SFR(QCH_CON_LHS_AXI_D1_MFC0_QCH, 0x3030, CMU_MFC0),
	SFR(QCH_CON_LH_ATB_MFC0_QCH_MI, 0x3034, CMU_MFC0),
	SFR(QCH_CON_LH_ATB_MFC0_QCH_SI, 0x3038, CMU_MFC0),
	SFR(QCH_CON_MFC0_QCH, 0x3040, CMU_MFC0),
	SFR(QCH_CON_MFC0_CMU_MFC0_QCH, 0x303c, CMU_MFC0),
	SFR(QCH_CON_PPMU_MFC0D0_QCH, 0x3044, CMU_MFC0),
	SFR(QCH_CON_PPMU_MFC0D1_QCH, 0x3048, CMU_MFC0),
	SFR(QCH_CON_PPMU_WFD_QCH, 0x304c, CMU_MFC0),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH, 0x3050, CMU_MFC0),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH, 0x3054, CMU_MFC0),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH, 0x3058, CMU_MFC0),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH, 0x305c, CMU_MFC0),
	SFR(QCH_CON_SYSMMU_MFC0D0_QCH_S1, 0x3060, CMU_MFC0),
	SFR(QCH_CON_SYSMMU_MFC0D0_QCH_S2, 0x3064, CMU_MFC0),
	SFR(QCH_CON_SYSMMU_MFC0D1_QCH_S1, 0x3068, CMU_MFC0),
	SFR(QCH_CON_SYSMMU_MFC0D1_QCH_S2, 0x306c, CMU_MFC0),
	SFR(QCH_CON_SYSREG_MFC0_QCH, 0x3070, CMU_MFC0),
	SFR(QCH_CON_VGEN_MFC0_QCH, 0x3074, CMU_MFC0),
	SFR(QCH_CON_WFD_QCH, 0x3078, CMU_MFC0),
	SFR(QCH_CON_APBBR_DDRPHY_QCH, 0x3008, CMU_MIF),
	SFR(QCH_CON_APBBR_DMC_QCH, 0x300c, CMU_MIF),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_DMC_QCH, 0x3010, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3014, CMU_MIF),
	SFR(QCH_CON_LHM_AXI_P_MIF_QCH, 0x3018, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x301c, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3028, CMU_MIF),
	SFR(QCH_CON_APBBR_DDRPHY1_QCH, 0x3008, CMU_MIF1),
	SFR(QCH_CON_APBBR_DMC1_QCH, 0x300c, CMU_MIF1),
	SFR(QCH_CON_APBBR_DMCTZ1_QCH, 0x3010, CMU_MIF1),
	SFR(DMYQCH_CON_CMU_MIF1_CMUREF_QCH, 0x3000, CMU_MIF1),
	SFR(QCH_CON_DMC1_QCH, 0x3014, CMU_MIF1),
	SFR(QCH_CON_LHM_AXI_P_MIF1_QCH, 0x3018, CMU_MIF1),
	SFR(QCH_CON_MIF1_CMU_MIF1_QCH, 0x301c, CMU_MIF1),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH, 0x3020, CMU_MIF1),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH, 0x3024, CMU_MIF1),
	SFR(QCH_CON_SYSREG_MIF1_QCH, 0x3028, CMU_MIF1),
	SFR(QCH_CON_APBBR_DDRPHY2_QCH, 0x3008, CMU_MIF2),
	SFR(QCH_CON_APBBR_DMC2_QCH, 0x300c, CMU_MIF2),
	SFR(QCH_CON_APBBR_DMCTZ2_QCH, 0x3010, CMU_MIF2),
	SFR(DMYQCH_CON_CMU_MIF2_CMUREF_QCH, 0x3000, CMU_MIF2),
	SFR(QCH_CON_DMC2_QCH, 0x3014, CMU_MIF2),
	SFR(QCH_CON_LHM_AXI_P_MIF2_QCH, 0x3018, CMU_MIF2),
	SFR(QCH_CON_MIF2_CMU_MIF2_QCH, 0x301c, CMU_MIF2),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH, 0x3020, CMU_MIF2),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH, 0x3024, CMU_MIF2),
	SFR(QCH_CON_SYSREG_MIF2_QCH, 0x3028, CMU_MIF2),
	SFR(QCH_CON_APBBR_DDRPHY3_QCH, 0x3008, CMU_MIF3),
	SFR(QCH_CON_APBBR_DMC3_QCH, 0x300c, CMU_MIF3),
	SFR(QCH_CON_APBBR_DMCTZ3_QCH, 0x3010, CMU_MIF3),
	SFR(DMYQCH_CON_CMU_MIF3_CMUREF_QCH, 0x3000, CMU_MIF3),
	SFR(QCH_CON_DMC3_QCH, 0x3014, CMU_MIF3),
	SFR(QCH_CON_LHM_AXI_P_MIF3_QCH, 0x3018, CMU_MIF3),
	SFR(QCH_CON_MIF3_CMU_MIF3_QCH, 0x301c, CMU_MIF3),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH, 0x3020, CMU_MIF3),
	SFR(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH, 0x3024, CMU_MIF3),
	SFR(QCH_CON_SYSREG_MIF3_QCH, 0x3028, CMU_MIF3),
	SFR(QCH_CON_D_TZPC_NPU_QCH, 0x30a4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D0_NPUC_QCH, 0x30a8, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D10_NPUC_QCH, 0x30ac, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D11_NPUC_QCH, 0x30b0, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D12_NPUC_QCH, 0x30b4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D13_NPUC_QCH, 0x30b8, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D14_NPUC_QCH, 0x30bc, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D15_NPUC_QCH, 0x30c0, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D1_NPUC_QCH, 0x30c4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D2_NPUC_QCH, 0x30c8, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D3_NPUC_QCH, 0x30cc, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D4_NPUC_QCH, 0x30d0, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D5_NPUC_QCH, 0x30d4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D6_NPUC_QCH, 0x30d8, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D7_NPUC_QCH, 0x30dc, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D8_NPUC_QCH, 0x30e0, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D9_NPUC_QCH, 0x30e4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH, 0x30e8, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH, 0x30ec, CMU_NPU),
	SFR(QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH, 0x30a0, CMU_NPU),
	SFR(QCH_CON_LHM_AXI_P_NPU_QCH, 0x30f0, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D0_NPU_QCH, 0x30f4, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D10_NPU_QCH, 0x30f8, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D11_NPU_QCH, 0x30fc, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D12_NPU_QCH, 0x3100, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D13_NPU_QCH, 0x3104, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D14_NPU_QCH, 0x3108, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D15_NPU_QCH, 0x310c, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D1_NPU_QCH, 0x3110, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D2_NPU_QCH, 0x3114, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D3_NPU_QCH, 0x3118, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D4_NPU_QCH, 0x311c, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D5_NPU_QCH, 0x3120, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D6_NPU_QCH, 0x3124, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D7_NPU_QCH, 0x3128, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D8_NPU_QCH, 0x312c, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D9_NPU_QCH, 0x3130, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH, 0x3134, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH, 0x3138, CMU_NPU),
	SFR(DMYQCH_CON_NPUD_UNIT0_QCH, 0x3000, CMU_NPU),
	SFR(DMYQCH_CON_NPUD_UNIT1_QCH, 0x3004, CMU_NPU),
	SFR(QCH_CON_NPU_CMU_NPU_QCH, 0x3144, CMU_NPU),
	SFR(QCH_CON_PPMU_UNIT0_QCH, 0x3148, CMU_NPU),
	SFR(QCH_CON_PPMU_UNIT1_QCH, 0x314c, CMU_NPU),
	SFR(QCH_CON_SYSREG_NPU_QCH, 0x3150, CMU_NPU),
	SFR(QCH_CON_NPU10_CMU_NPU10_QCH, 0x3000, CMU_NPU10),
	SFR(QCH_CON_IP_NPU10_QCH_ACLK, 0x30b4, CMU_NPU10),
	SFR(QCH_CON_IP_NPU10_QCH_PCLK, 0x30b8, CMU_NPU10),
	SFR(DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH, 0x3000, CMU_NPU10),
	SFR(DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH, 0x3004, CMU_NPU10),
	SFR(QCH_CON_NPU11_CMU_NPU11_QCH, 0x3000, CMU_NPU11),
	SFR(QCH_CON_D_TZPC_NPUC_QCH, 0x30b0, CMU_NPUC),
	SFR(QCH_CON_IP_NPUC_QCH_ACLK, 0x30b4, CMU_NPUC),
	SFR(QCH_CON_IP_NPUC_QCH_PCLK, 0x30b8, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D0_NPU_QCH, 0x30bc, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D10_NPU_QCH, 0x30c0, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D11_NPU_QCH, 0x30c4, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D12_NPU_QCH, 0x30c8, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D13_NPU_QCH, 0x30cc, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D14_NPU_QCH, 0x30d0, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D15_NPU_QCH, 0x30d4, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D1_NPU_QCH, 0x30d8, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D2_NPU_QCH, 0x30dc, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D3_NPU_QCH, 0x30e0, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D4_NPU_QCH, 0x30e4, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D5_NPU_QCH, 0x30e8, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D6_NPU_QCH, 0x30ec, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D7_NPU_QCH, 0x30f0, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D8_NPU_QCH, 0x30f4, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D9_NPU_QCH, 0x30f8, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH, 0x30fc, CMU_NPUC),
	SFR(QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH, 0x3100, CMU_NPUC),
	SFR(QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH, 0x3104, CMU_NPUC),
	SFR(QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH, 0x3108, CMU_NPUC),
	SFR(QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH, 0x310c, CMU_NPUC),
	SFR(QCH_CON_LHM_AXI_P_NPUC_QCH, 0x3110, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D0_NPUC_QCH, 0x3114, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D10_NPUC_QCH, 0x3118, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D11_NPUC_QCH, 0x311c, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D12_NPUC_QCH, 0x3120, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D13_NPUC_QCH, 0x3124, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D14_NPUC_QCH, 0x3128, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D15_NPUC_QCH, 0x312c, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D1_NPUC_QCH, 0x3130, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D2_NPUC_QCH, 0x3134, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D3_NPUC_QCH, 0x3138, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D4_NPUC_QCH, 0x313c, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D5_NPUC_QCH, 0x3140, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D6_NPUC_QCH, 0x3144, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D7_NPUC_QCH, 0x3148, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D8_NPUC_QCH, 0x314c, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D9_NPUC_QCH, 0x3150, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH, 0x3154, CMU_NPUC),
	SFR(QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH, 0x3158, CMU_NPUC),
	SFR(QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH, 0x315c, CMU_NPUC),
	SFR(QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH, 0x3160, CMU_NPUC),
	SFR(QCH_CON_NPUC_CMU_NPUC_QCH, 0x3164, CMU_NPUC),
	SFR(DMYQCH_CON_NPUC_NPUD_UNIT0_QCH, 0x3000, CMU_NPUC),
	SFR(DMYQCH_CON_NPUC_NPUD_UNIT1_QCH, 0x3004, CMU_NPUC),
	SFR(QCH_CON_NPUC_PPMU_UNIT0_QCH, 0x3168, CMU_NPUC),
	SFR(QCH_CON_NPUC_PPMU_UNIT1_QCH, 0x316c, CMU_NPUC),
	SFR(QCH_CON_SYSREG_NPUC_QCH, 0x3170, CMU_NPUC),
	SFR(QCH_CON_D_TZPC_PERIC0_QCH, 0x3004, CMU_PERIC0),
	SFR(QCH_CON_GPIO_PERIC0_QCH, 0x3008, CMU_PERIC0),
	SFR(QCH_CON_LHM_AXI_P_PERIC0_QCH, 0x300c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3010, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_UART_DBG, 0x3014, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI00_USI, 0x301c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI00_I2C, 0x3018, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI01_USI, 0x3024, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI01_I2C, 0x3020, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI02_USI, 0x302c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI02_I2C, 0x3028, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI03_USI, 0x3034, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI03_I2C, 0x3030, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI04_USI, 0x303c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI04_I2C, 0x3038, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_USI05_USI, 0x3040, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI05_I2C, 0x3048, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI13_USI, 0x3050, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI13_I2C, 0x304c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI14_USI, 0x3058, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI14_I2C, 0x3054, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI15_USI, 0x3060, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_USI15_I2C, 0x305c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP1_QCH_PWM, 0x3044, CMU_PERIC0),
	SFR(QCH_CON_SYSREG_PERIC0_QCH, 0x3064, CMU_PERIC0),
	SFR(QCH_CON_D_TZPC_PERIC1_QCH, 0x3018, CMU_PERIC1),
	SFR(QCH_CON_GPIO_PERIC1_QCH, 0x301c, CMU_PERIC1),
	SFR(QCH_CON_LHM_AXI_P_CSISPERIC1_QCH, 0x3020, CMU_PERIC1),
	SFR(QCH_CON_LHM_AXI_P_PERIC1_QCH, 0x3024, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x3028, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_UART_BT, 0x302c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI06_USI, 0x3034, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI06_I2C, 0x3030, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI07_USI, 0x303c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI07_I2C, 0x3038, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI08_USI, 0x3044, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_USI08_I2C, 0x3040, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI09_USI, 0x304c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI09_I2C, 0x3048, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI10_USI, 0x3054, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI10_I2C, 0x3050, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI11_USI, 0x305c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI11_I2C, 0x3058, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI16_USI, 0x3070, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI16_I2C, 0x3068, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI17_USI, 0x307c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI17_I2C, 0x3074, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI12_USI, 0x3064, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI12_I2C, 0x3060, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI18_USI, 0x3084, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP1_QCH_USI18_I2C, 0x3080, CMU_PERIC1),
	SFR(QCH_CON_SYSREG_PERIC1_QCH, 0x3088, CMU_PERIC1),
	SFR(QCH_CON_USI16_I3C_QCH_P, 0x308c, CMU_PERIC1),
	SFR(DMYQCH_CON_USI16_I3C_QCH_S, 0x3008, CMU_PERIC1),
	SFR(QCH_CON_USI17_I3C_QCH_P, 0x3090, CMU_PERIC1),
	SFR(DMYQCH_CON_USI17_I3C_QCH_S, 0x300c, CMU_PERIC1),
	SFR(QCH_CON_D_TZPC_PERIS_QCH, 0x3004, CMU_PERIS),
	SFR(QCH_CON_GIC_QCH, 0x3008, CMU_PERIS),
	SFR(QCH_CON_LHM_AXI_P_PERIS_QCH, 0x300c, CMU_PERIS),
	SFR(QCH_CON_MCT_QCH, 0x3010, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_BIRA_QCH, 0x3014, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x301c, CMU_PERIS),
	SFR(QCH_CON_PERIS_CMU_PERIS_QCH, 0x3020, CMU_PERIS),
	SFR(QCH_CON_SYSREG_PERIS_QCH, 0x3024, CMU_PERIS),
	SFR(QCH_CON_TMU_SUB_QCH, 0x3028, CMU_PERIS),
	SFR(QCH_CON_TMU_TOP_QCH, 0x302c, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x3030, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER2_QCH, 0x3034, CMU_PERIS),
	SFR(DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
	SFR(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH, 0x3008, CMU_S2D),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x300c, CMU_S2D),
	SFR(QCH_CON_D_TZPC_SSP_QCH, 0x3008, CMU_SSP),
	SFR(QCH_CON_LHM_AXI_P_SSP_QCH, 0x300c, CMU_SSP),
	SFR(QCH_CON_SSP_CMU_SSP_QCH, 0x3010, CMU_SSP),
	SFR(QCH_CON_SYSREG_SSP_QCH, 0x3014, CMU_SSP),
	SFR(DMYQCH_CON_USS_SSPCORE_QCH, 0x3000, CMU_SSP),
	SFR(QCH_CON_D_TZPC_TNR_QCH, 0x3020, CMU_TNR),
	SFR(QCH_CON_HPM_APBIF_TNR_QCH, 0x3068, CMU_TNR),
	SFR(QCH_CON_LHM_AST_VO_DNSTNR_QCH, 0x3024, CMU_TNR),
	SFR(QCH_CON_LHM_AXI_P_TNR_QCH, 0x3028, CMU_TNR),
	SFR(QCH_CON_LHS_AST_OTF_TNRDNS_QCH, 0x302c, CMU_TNR),
	SFR(QCH_CON_LHS_AST_OTF_TNRITP_QCH, 0x306c, CMU_TNR),
	SFR(QCH_CON_LHS_AST_VO_TNRMCSC_QCH, 0x3030, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D0_TNR_QCH, 0x3034, CMU_TNR),
	SFR(QCH_CON_LHS_AXI_D1_TNR_QCH, 0x3070, CMU_TNR),
	SFR(QCH_CON_ORBMCH_QCH, 0x3074, CMU_TNR),
	SFR(QCH_CON_ORBMCH_QCH_C2, 0x3078, CMU_TNR),
	SFR(QCH_CON_PPMU_D0_TNR_QCH, 0x3038, CMU_TNR),
	SFR(QCH_CON_PPMU_D1_TNR_QCH, 0x307c, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D0_TNR_QCH_S1, 0x303c, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D0_TNR_QCH_S2, 0x3040, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D1_TNR_QCH_S1, 0x3080, CMU_TNR),
	SFR(QCH_CON_SYSMMU_D1_TNR_QCH_S2, 0x3084, CMU_TNR),
	SFR(QCH_CON_SYSREG_TNR_QCH, 0x3044, CMU_TNR),
	SFR(QCH_CON_TNR_QCH, 0x304c, CMU_TNR),
	SFR(QCH_CON_TNR_CMU_TNR_QCH, 0x3048, CMU_TNR),
	SFR(QCH_CON_VGEN_LITE_TNR_QCH, 0x3050, CMU_TNR),
	SFR(QCH_CON_CLAHE_QCH, 0x3034, CMU_VRA),
	SFR(QCH_CON_D_TZPC_VRA_QCH, 0x3018, CMU_VRA),
	SFR(QCH_CON_LHM_AXI_P_VRA_QCH, 0x301c, CMU_VRA),
	SFR(QCH_CON_LHS_AXI_D_VRA_QCH, 0x3020, CMU_VRA),
	SFR(QCH_CON_PPMU_D0_CLAHE_QCH, 0x3024, CMU_VRA),
	SFR(QCH_CON_PPMU_D1_CLAHE_QCH, 0x3050, CMU_VRA),
	SFR(QCH_CON_QE_D0_CLAHE_QCH, 0x302c, CMU_VRA),
	SFR(QCH_CON_QE_D1_CLAHE_QCH, 0x3054, CMU_VRA),
	SFR(QCH_CON_SYSMMU_VRA_QCH_S1, 0x3038, CMU_VRA),
	SFR(QCH_CON_SYSMMU_VRA_QCH_S2, 0x303c, CMU_VRA),
	SFR(QCH_CON_SYSREG_VRA_QCH, 0x3040, CMU_VRA),
	SFR(QCH_CON_VGEN_LITE_VRA_QCH, 0x3044, CMU_VRA),
	SFR(QCH_CON_VRA_CMU_VRA_QCH, 0x3048, CMU_VRA),
	SFR(QCH_CON_BAAW_C_VTS_QCH, 0x3058, CMU_VTS),
	SFR(QCH_CON_BAAW_D_VTS_QCH, 0x305c, CMU_VTS),
	SFR(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU, 0x3060, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB0_QCH_PCLK, 0x3064, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB1_QCH_PCLK, 0x3068, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB2_QCH_PCLK, 0x306c, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB3_QCH_PCLK, 0x3070, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB4_QCH_PCLK, 0x3074, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB5_QCH_PCLK, 0x3078, CMU_VTS),
	SFR(QCH_CON_DMIC_AUD0_QCH_PCLK, 0x307c, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_AUD0_QCH_DMIC, 0x3000, CMU_VTS),
	SFR(QCH_CON_DMIC_AUD1_QCH_PCLK, 0x3080, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_AUD1_QCH_DMIC, 0x3004, CMU_VTS),
	SFR(QCH_CON_DMIC_AUD2_QCH_PCLK, 0x3084, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_AUD2_QCH_DMIC, 0x3008, CMU_VTS),
	SFR(QCH_CON_DMIC_IF0_QCH_PCLK, 0x3088, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF0_QCH_DMIC, 0x300c, CMU_VTS),
	SFR(QCH_CON_DMIC_IF1_QCH_PCLK, 0x308c, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF1_QCH_DMIC, 0x3010, CMU_VTS),
	SFR(QCH_CON_DMIC_IF2_QCH_PCLK, 0x3090, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF2_QCH_DMIC, 0x3014, CMU_VTS),
	SFR(QCH_CON_D_TZPC_VTS_QCH, 0x3094, CMU_VTS),
	SFR(QCH_CON_GPIO_VTS_QCH, 0x3098, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC0_QCH, 0x309c, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC1_QCH, 0x30a0, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC2_QCH, 0x30a4, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC3_QCH, 0x30a8, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC4_QCH, 0x30ac, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC5_QCH, 0x30b0, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_SERIAL_LIF_QCH, 0x30b4, CMU_VTS),
	SFR(QCH_CON_LHM_AXI_LP_VTS_QCH, 0x30b8, CMU_VTS),
	SFR(QCH_CON_LHM_AXI_P_VTS_QCH, 0x30bc, CMU_VTS),
	SFR(QCH_CON_LHS_AXI_C_VTS_QCH, 0x30c0, CMU_VTS),
	SFR(QCH_CON_LHS_AXI_D_VTS_QCH, 0x30c4, CMU_VTS),
	SFR(QCH_CON_MAILBOX_ABOX_VTS_QCH, 0x30c8, CMU_VTS),
	SFR(QCH_CON_MAILBOX_AP_VTS_QCH, 0x30cc, CMU_VTS),
	SFR(QCH_CON_PDMA_VTS_QCH, 0x30d0, CMU_VTS),
	SFR(QCH_CON_SERIAL_LIF_QCH_PCLK, 0x30d4, CMU_VTS),
	SFR(DMYQCH_CON_SERIAL_LIF_QCH_LIF, 0x301c, CMU_VTS),
	SFR(DMYQCH_CON_SERIAL_LIF_QCH_AHB, 0x3018, CMU_VTS),
	SFR(QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK, 0x3100, CMU_VTS),
	SFR(DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF, 0x30f8, CMU_VTS),
	SFR(QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK, 0x3104, CMU_VTS),
	SFR(DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF, 0x30fc, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0, 0x3020, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0, 0x302c, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1, 0x3024, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1, 0x3030, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2, 0x3028, CMU_VTS),
	SFR(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2, 0x3034, CMU_VTS),
	SFR(QCH_CON_SWEEPER_C_VTS_QCH, 0x30d8, CMU_VTS),
	SFR(QCH_CON_SYSREG_VTS_QCH, 0x30dc, CMU_VTS),
	SFR(QCH_CON_TIMER_QCH, 0x30e8, CMU_VTS),
	SFR(QCH_CON_TIMER1_QCH, 0x30e0, CMU_VTS),
	SFR(QCH_CON_TIMER2_QCH, 0x30e4, CMU_VTS),
	SFR(QCH_CON_VGEN_LITE_QCH, 0x30ec, CMU_VTS),
	SFR(QCH_CON_VTS_CMU_VTS_QCH, 0x30f0, CMU_VTS),
	SFR(QCH_CON_WDT_VTS_QCH, 0x30f4, CMU_VTS),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(AUD_CMU_AUD_CONTROLLER_OPTION, 0x800, CMU_AUD),
	SFR(BUS0_CMU_BUS0_CONTROLLER_OPTION, 0x800, CMU_BUS0),
	SFR(BUS1_CMU_BUS1_CONTROLLER_OPTION, 0x800, CMU_BUS1),
	SFR(CMGP_CMU_CMGP_CONTROLLER_OPTION, 0x800, CMU_CMGP),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, CMU_TOP),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x800, CMU_CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, CMU_CPUCL1),
	SFR(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION, 0x800, CMU_CPUCL2),
	SFR(CSIS_CMU_CSIS_CONTROLLER_OPTION, 0x800, CMU_CSIS),
	SFR(DNC_CMU_DNC_CONTROLLER_OPTION, 0x800, CMU_DNC),
	SFR(DNS_CMU_DNS_CONTROLLER_OPTION, 0x800, CMU_DNS),
	SFR(DPU_CMU_DPU_CONTROLLER_OPTION, 0x800, CMU_DPU),
	SFR(DSP_CMU_DSP_CONTROLLER_OPTION, 0x800, CMU_DSP),
	SFR(DSP1_CMU_DSP1_CONTROLLER_OPTION, 0x800, CMU_DSP1),
	SFR(DSP2_CMU_DSP2_CONTROLLER_OPTION, 0x800, CMU_DSP2),
	SFR(G2D_CMU_G2D_CONTROLLER_OPTION, 0x800, CMU_G2D),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, CMU_G3D),
	SFR(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION, 0x804, CMU_G3D),
	SFR(HSI0_CMU_HSI0_CONTROLLER_OPTION, 0x800, CMU_HSI0),
	SFR(HSI1_CMU_HSI1_CONTROLLER_OPTION, 0x800, CMU_HSI1),
	SFR(HSI2_CMU_HSI2_CONTROLLER_OPTION, 0x800, CMU_HSI2),
	SFR(IPP_CMU_IPP_CONTROLLER_OPTION, 0x800, CMU_IPP),
	SFR(ITP_CMU_ITP_CONTROLLER_OPTION, 0x800, CMU_ITP),
	SFR(MCSC_CMU_MCSC_CONTROLLER_OPTION, 0x800, CMU_MCSC),
	SFR(MFC0_CMU_MFC0_CONTROLLER_OPTION, 0x800, CMU_MFC0),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(MIF1_CMU_MIF1_CONTROLLER_OPTION, 0x800, CMU_MIF1),
	SFR(MIF2_CMU_MIF2_CONTROLLER_OPTION, 0x800, CMU_MIF2),
	SFR(MIF3_CMU_MIF3_CONTROLLER_OPTION, 0x800, CMU_MIF3),
	SFR(NPU_CMU_NPU_CONTROLLER_OPTION, 0x800, CMU_NPU),
	SFR(NPU10_CMU_NPU10_CONTROLLER_OPTION, 0x800, CMU_NPU10),
	SFR(NPU11_CMU_NPU11_CONTROLLER_OPTION, 0x800, CMU_NPU11),
	SFR(NPUC_CMU_NPUC_CONTROLLER_OPTION, 0x800, CMU_NPUC),
	SFR(PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, CMU_PERIC0),
	SFR(PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, CMU_PERIC1),
	SFR(PERIS_CMU_PERIS_CONTROLLER_OPTION, 0x800, CMU_PERIS),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(SSP_CMU_SSP_CONTROLLER_OPTION, 0x800, CMU_SSP),
	SFR(TNR_CMU_TNR_CONTROLLER_OPTION, 0x800, CMU_TNR),
	SFR(VRA_CMU_VRA_CONTROLLER_OPTION, 0x800, CMU_VRA),
	SFR(VTS_CMU_VTS_CONTROLLER_OPTION, 0x800, CMU_VTS),
};

unsigned int cmucal_sfr_access_size = 9351;
struct sfr_access cmucal_sfr_access_list[] __initdata = {
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_ENABLE, 31, 1, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_STABLE, 29, 1, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_DIV_P, 8, 6, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_DIV_M, 16, 10, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_CON3_PLL_AUD0_DIV_S, 0, 3, PLL_CON3_PLL_AUD0),
	SFR_ACCESS(PLL_CON5_PLL_AUD0_DIV_K, 0, 16, PLL_CON5_PLL_AUD0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_ENABLE, 31, 1, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_STABLE, 29, 1, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_DIV_P, 8, 6, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_DIV_M, 16, 10, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_CON3_PLL_AUD1_DIV_S, 0, 3, PLL_CON3_PLL_AUD1),
	SFR_ACCESS(PLL_CON5_PLL_AUD1_DIV_K, 0, 16, PLL_CON5_PLL_AUD1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_STABLE, 29, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_ENABLE, 31, 1, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_STABLE, 29, 1, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_P, 8, 6, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_M, 16, 10, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_S, 0, 3, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_ENABLE, 31, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_STABLE, 29, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_P, 8, 6, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_M, 16, 10, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_S, 0, 3, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_ENABLE, 31, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_STABLE, 29, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_P, 8, 6, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_M, 16, 10, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_S, 0, 3, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_STABLE, 29, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_ENABLE, 31, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_STABLE, 29, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_P, 8, 6, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_M, 16, 10, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_S, 0, 3, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_ENABLE, 31, 1, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_STABLE, 29, 1, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_P, 8, 6, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_M, 16, 10, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_S, 0, 3, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON5_PLL_MMC_DIV_K, 0, 16, PLL_CON5_PLL_MMC),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_STABLE, 29, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_STABLE, 29, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_ENABLE, 31, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_STABLE, 29, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_P, 8, 6, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_M, 16, 10, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_S, 0, 3, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_EXT_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_ENABLE, 31, 1, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_STABLE, 29, 1, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_P, 8, 6, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_M, 16, 10, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_CON3_PLL_MIF_EXT_DIV_S, 0, 3, PLL_CON3_PLL_MIF_EXT),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF1),
	SFR_ACCESS(PLL_CON3_PLL_MIF1_ENABLE, 31, 1, PLL_CON3_PLL_MIF1),
	SFR_ACCESS(PLL_CON3_PLL_MIF1_STABLE, 29, 1, PLL_CON3_PLL_MIF1),
	SFR_ACCESS(PLL_CON3_PLL_MIF1_DIV_P, 8, 6, PLL_CON3_PLL_MIF1),
	SFR_ACCESS(PLL_CON3_PLL_MIF1_DIV_M, 16, 10, PLL_CON3_PLL_MIF1),
	SFR_ACCESS(PLL_CON3_PLL_MIF1_DIV_S, 0, 3, PLL_CON3_PLL_MIF1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF2),
	SFR_ACCESS(PLL_CON3_PLL_MIF2_ENABLE, 31, 1, PLL_CON3_PLL_MIF2),
	SFR_ACCESS(PLL_CON3_PLL_MIF2_STABLE, 29, 1, PLL_CON3_PLL_MIF2),
	SFR_ACCESS(PLL_CON3_PLL_MIF2_DIV_P, 8, 6, PLL_CON3_PLL_MIF2),
	SFR_ACCESS(PLL_CON3_PLL_MIF2_DIV_M, 16, 10, PLL_CON3_PLL_MIF2),
	SFR_ACCESS(PLL_CON3_PLL_MIF2_DIV_S, 0, 3, PLL_CON3_PLL_MIF2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF3),
	SFR_ACCESS(PLL_CON3_PLL_MIF3_ENABLE, 31, 1, PLL_CON3_PLL_MIF3),
	SFR_ACCESS(PLL_CON3_PLL_MIF3_STABLE, 29, 1, PLL_CON3_PLL_MIF3),
	SFR_ACCESS(PLL_CON3_PLL_MIF3_DIV_P, 8, 6, PLL_CON3_PLL_MIF3),
	SFR_ACCESS(PLL_CON3_PLL_MIF3_DIV_M, 16, 10, PLL_CON3_PLL_MIF3),
	SFR_ACCESS(PLL_CON3_PLL_MIF3_DIV_S, 0, 3, PLL_CON3_PLL_MIF3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_CP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_CP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CNT_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CNT_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUS0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUS1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUS1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_SELECT, 0, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF3_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF3_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_BUSY, 16, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON1_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DSP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DSP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DSP2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DSP2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_IPP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_IPP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_ITP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_ITP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF1_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF1_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF1_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF1_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF2_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF2_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF2_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF2_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF3_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF3_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF3_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF3_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NPU10_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NPU10_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NPU11_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NPU11_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NPUC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NPUC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_SSP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_SSP_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_SSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_SSP_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TNR_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TNR_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VRA_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VRA_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VRA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VRA_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VTS_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VTS_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_CP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_CP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_CP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DSIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_SCLK_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_SCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_SCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_SCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_SCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC1_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUS0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_USI_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_I2C_CMGP3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED4_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_MFC0_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_MFC0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_WFD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_WFD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_SSS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_SSS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUSM_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUSM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_GDC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_GDC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_SSP_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_SSP_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DSP1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP2_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DSP2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP2_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP2_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IPP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ITP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC0_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU10_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPU10_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU10_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU10_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU10_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU10_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU11_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPU11_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU11_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU11_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU11_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU11_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPUC_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NPUC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPUC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPUC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPUC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPUC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SSP_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SSP_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SSP_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SSP_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TNR_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VRA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VRA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VRA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIVRATIO, 0, 8, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CSIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP1_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP1_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP1_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP2_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DSP2_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DSP2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DSP2_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IPP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ITP_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MCSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU10_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU10_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU10_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU10_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU11_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU11_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU11_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU11_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPUC_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPUC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPUC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPUC_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TNR_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VRA_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VRA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC1_MANUAL, 20, 1, CLK_CON_GAT_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_AUD_DMIC1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC0_MANUAL, 20, 1, CLK_CON_GAT_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_GAT_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_AUD_DMIC0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_G3D_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_G3D_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF1_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF2_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF2_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF3_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF3_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_S2D),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_I3C_APM_CP_QCH_P_ENABLE, 0, 1, QCH_CON_I3C_APM_CP_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_CP_QCH_P_CLOCK_REQ, 1, 1, QCH_CON_I3C_APM_CP_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_CP_QCH_P_EXPIRE_VAL, 16, 10, QCH_CON_I3C_APM_CP_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_CP_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C_APM_CP_QCH_P),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_CP_QCH_S_ENABLE, 0, 1, DMYQCH_CON_I3C_APM_CP_QCH_S),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_CP_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C_APM_CP_QCH_S),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_CP_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C_APM_CP_QCH_S),
	SFR_ACCESS(QCH_CON_I3C_APM_PMIC_QCH_P_ENABLE, 0, 1, QCH_CON_I3C_APM_PMIC_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_PMIC_QCH_P_CLOCK_REQ, 1, 1, QCH_CON_I3C_APM_PMIC_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_PMIC_QCH_P_EXPIRE_VAL, 16, 10, QCH_CON_I3C_APM_PMIC_QCH_P),
	SFR_ACCESS(QCH_CON_I3C_APM_PMIC_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C_APM_PMIC_QCH_P),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_PMIC_QCH_S_ENABLE, 0, 1, DMYQCH_CON_I3C_APM_PMIC_QCH_S),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_PMIC_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C_APM_PMIC_QCH_S),
	SFR_ACCESS(DMYQCH_CON_I3C_APM_PMIC_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C_APM_PMIC_QCH_S),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_ENABLE, 0, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_SUB_APM_QCH),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_ENABLE, 0, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK_DSIF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK_DSIF),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_ENABLE, 0, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE, 0, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SCLK_ENABLE, 0, 1, QCH_CON_ABOX_QCH_SCLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_SCLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_SCLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_SCLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AUD0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AUD0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AUD0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AUD0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AUD1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AUD1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AUD1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S1_ENABLE, 0, 1, QCH_CON_SMMU_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SMMU_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S2_ENABLE, 0, 1, QCH_CON_SMMU_AUD_QCH_S2),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SMMU_AUD_QCH_S2),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_AUD_QCH_S2),
	SFR_ACCESS(QCH_CON_SMMU_AUD_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_AUD_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE, 0, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUS0_CMU_BUS0_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS0_QCH_ENABLE, 0, 1, QCH_CON_CACHEAID_BUS0_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CACHEAID_BUS0_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CACHEAID_BUS0_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CACHEAID_BUS0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUS0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SSP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VRA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS0_QCH_ENABLE, 0, 1, QCH_CON_TREX_D0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D0_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS0_QCH_ENABLE, 0, 1, QCH_CON_TREX_D1_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D1_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D1_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D1_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUS0_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_ENABLE, 0, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_DNC_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE, 0, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUS1_CMU_BUS1_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS1_QCH_ENABLE, 0, 1, QCH_CON_CACHEAID_BUS1_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CACHEAID_BUS1_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CACHEAID_BUS1_QCH),
	SFR_ACCESS(QCH_CON_CACHEAID_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CACHEAID_BUS1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUS1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_ENABLE, 0, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_ENABLE, 0, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_ENABLE, 0, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_ENABLE, 0, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_ENABLE, 0, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SBIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ACVPS_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_ACVPS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ACVPS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_ACVPS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ACVPS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_S2_ACVPS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ACVPS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_ACVPS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_DIT_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_DIT_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_DIT_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_S2_DIT_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_DIT_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SBIC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SBIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SBIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_S2_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SBIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_SBIC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SECU_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_SECU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SECU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_SECU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SECU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_S2_SECU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_SECU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_SECU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_D0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_D1_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D1_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D1_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D1_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUS1_QCH_ENABLE, 0, 1, QCH_CON_TREX_RB_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_RB_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_RB_BUS1_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_RB_BUS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUS1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_BUS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_BUS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_BUS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_BUS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PDMA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PDMA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PDMA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PDMA_QCH),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_OSC_ENABLE, 0, 1, DMYQCH_CON_ADC_CMGP_QCH_OSC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_OSC_CLOCK_REQ, 1, 1, DMYQCH_CON_ADC_CMGP_QCH_OSC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_OSC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADC_CMGP_QCH_OSC),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, 0, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DBGCORE_UART_CMGP_QCH_ENABLE, 0, 1, QCH_CON_DBGCORE_UART_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DBGCORE_UART_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_DBGCORE_UART_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DBGCORE_UART_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DBGCORE_UART_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DBGCORE_UART_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DBGCORE_UART_CMGP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CMGP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_ENABLE, 0, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D2_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D3_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D3_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_ENABLE, 0, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_ENABLE, 0, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_L_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL2_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL2_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_GIC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_EXPIRE_VAL, 16, 4, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL0_QCH_PERIPHCLK),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T4_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T5_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, 0, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, 1, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CPUCL1_QCH_MID),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, 0, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_CMU_CSIS_QCH),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_C2_CSIS_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_C2_CSIS_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_C2_CSIS_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_C2_CSIS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_C2_CSIS),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS0_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS0_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS0_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS1_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS1_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS1_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS2_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS2_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS2_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS3_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS3_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS3_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS4_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS4_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS4_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS_DMA_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS_DMA_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS_DMA_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS_DMA),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_PDP_TOP_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_PDP_TOP_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_PDP_TOP_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_PDP_TOP),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS5_ENABLE, 0, 1, QCH_CON_CSIS_PDP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS5_CLOCK_REQ, 1, 1, QCH_CON_CSIS_PDP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS5_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_PDP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_CSIS_PDP_QCH_CSIS5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_PDP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_A_ENABLE, 0, 1, QCH_CON_OIS_MCU_TOP_QCH_A),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_A_CLOCK_REQ, 1, 1, QCH_CON_OIS_MCU_TOP_QCH_A),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_A_EXPIRE_VAL, 16, 10, QCH_CON_OIS_MCU_TOP_QCH_A),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_A_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OIS_MCU_TOP_QCH_A),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_H_ENABLE, 0, 1, QCH_CON_OIS_MCU_TOP_QCH_H),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_H_CLOCK_REQ, 1, 1, QCH_CON_OIS_MCU_TOP_QCH_H),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_H_EXPIRE_VAL, 16, 10, QCH_CON_OIS_MCU_TOP_QCH_H),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_H_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OIS_MCU_TOP_QCH_H),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_D_ENABLE, 0, 1, QCH_CON_OIS_MCU_TOP_QCH_D),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_D_CLOCK_REQ, 1, 1, QCH_CON_OIS_MCU_TOP_QCH_D),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_D_EXPIRE_VAL, 16, 10, QCH_CON_OIS_MCU_TOP_QCH_D),
	SFR_ACCESS(QCH_CON_OIS_MCU_TOP_QCH_D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OIS_MCU_TOP_QCH_D),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PDP_STAT_CSIS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_PDP_STAT_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PDP_STAT_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_PDP_STAT_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PDP_STAT_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_PDP_STAT_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PDP_STAT_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_PDP_STAT_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_STRP_CSIS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_STRP_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_STRP_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_STRP_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_STRP_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_STRP_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_STRP_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_STRP_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ZSL_CSIS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ZSL_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ZSL_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ZSL_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ZSL_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ZSL_CSIS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ZSL_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ZSL_CSIS_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_ENABLE, 0, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CSIS_DMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT_QCH_ENABLE, 0, 1, QCH_CON_QE_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_PDP_STAT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDP_STAT_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP_QCH_ENABLE, 0, 1, QCH_CON_QE_STRP_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_STRP_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_STRP_QCH),
	SFR_ACCESS(QCH_CON_QE_STRP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_STRP_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL_QCH_ENABLE, 0, 1, QCH_CON_QE_ZSL_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ZSL_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ZSL_QCH),
	SFR_ACCESS(QCH_CON_QE_ZSL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ZSL_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_CSIS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CSIS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_CSIS_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_CSIS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_CSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_CSIS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_CSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_CSIS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_CSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_CSIS_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_DAP_DNC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNC_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMDNC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMDNC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMDNC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMDNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_ENABLE, 0, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_ENABLE, 0, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP2DNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DSP2DNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_NPU00DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_NPU00DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_NPU10DNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_NPU10DNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPC_800_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DSPC_800_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPC_800_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DSPC_800_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPC_800_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DSPC_800_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DSPC_800_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DSPC_800_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP2_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCDSP2_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU00_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU00_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU00_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU01_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU10_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU10_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU10_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCNPU11_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNCDSP0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNCDSP0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNCDSP0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNCDSP0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNCDSP1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNCDSP1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNCDSP1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNCDSP1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNCDSP2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNCDSP2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNCDSP2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNCDSP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNCDSP2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPC_200_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DSPC_200_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPC_200_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DSPC_200_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPC_200_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DSPC_200_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DSPC_200_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DSPC_200_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNC2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNC2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNC2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNC2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNC3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNC3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNC3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNC3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC4_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNC4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC4_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNC4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNC4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNC4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNC4_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC0_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC1_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC2_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC3_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC3_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC3_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC3_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC3_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC3_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC3_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC3_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC3_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC4_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC4_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC4_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC4_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNC4_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNC4_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNC4_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNC4_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNC4_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNS_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMDNS_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMDNS_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMDNS_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMDNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_QCH_ENABLE, 0, 1, QCH_CON_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_ENABLE, 0, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNS_CMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DNS_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DNS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNS_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_DNS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_DNS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_DNS_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_DNS_QCH),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_ENABLE, 0, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_QCH_DPU_WB_MUX_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_DPU_WB_MUX),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPUD2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPUD2_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_DSP_CMU_DSP_QCH_ENABLE, 0, 1, QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(QCH_CON_DSP_CMU_DSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DSP_CMU_DSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DSP_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP_QCH_ENABLE, 0, 1, QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_DSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNCDSP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DNCDSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNCDSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DNCDSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNCDSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DNCDSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNCDSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DNCDSP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DSP_QCH),
	SFR_ACCESS(QCH_CON_DSP1_CMU_DSP1_QCH_ENABLE, 0, 1, QCH_CON_DSP1_CMU_DSP1_QCH),
	SFR_ACCESS(QCH_CON_DSP1_CMU_DSP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DSP1_CMU_DSP1_QCH),
	SFR_ACCESS(QCH_CON_DSP1_CMU_DSP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DSP1_CMU_DSP1_QCH),
	SFR_ACCESS(QCH_CON_DSP1_CMU_DSP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DSP1_CMU_DSP1_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP1_QCH_ENABLE, 0, 1, QCH_CON_IP_DSP1_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_IP_DSP1_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IP_DSP1_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_DSP1_QCH),
	SFR_ACCESS(QCH_CON_DSP2_CMU_DSP2_QCH_ENABLE, 0, 1, QCH_CON_DSP2_CMU_DSP2_QCH),
	SFR_ACCESS(QCH_CON_DSP2_CMU_DSP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_DSP2_CMU_DSP2_QCH),
	SFR_ACCESS(QCH_CON_DSP2_CMU_DSP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DSP2_CMU_DSP2_QCH),
	SFR_ACCESS(QCH_CON_DSP2_CMU_DSP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DSP2_CMU_DSP2_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP2_QCH_ENABLE, 0, 1, QCH_CON_IP_DSP2_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_IP_DSP2_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IP_DSP2_QCH),
	SFR_ACCESS(QCH_CON_IP_DSP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_DSP2_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_ENABLE, 0, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_ASTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASTC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_ENABLE, 0, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_JSQZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_ENABLE, 0, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_ENABLE, 0, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_ASTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ASTC_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_ENABLE, 0, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_ENABLE, 0, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_JSQZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_JSQZ_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_ENABLE, 0, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_G2D_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_G2D_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_G2D_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_G2D_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, 0, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D0_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D1_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D2_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, 0, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D_QCH_LH_D3_G3D),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_HPMG3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_ENABLE, 0, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_INT_G3D_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G3D_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL, 16, 10, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, 0, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_BUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI0_BUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB31DRD_QCH_REF),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_CTRL),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_SLV_LINK),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_APB),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_ENABLE, 0, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, 1, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, 16, 10, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB31DRD_QCH_PCS),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_HSI0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_HSI0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_HSI0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_MSTR_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_MSTR),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PCS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_PCS),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_PHY),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN2_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN2_QCH_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN2_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN2_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN2_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN2_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_0_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN4_0_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_ENABLE, 0, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_CARD_QCH),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_CARD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_CARD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN4_1_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN4_1_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN4_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_ENABLE, 0, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IPP_CMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISIPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISIPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISIPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_CSISIPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_IPPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_ENABLE, 0, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIPU_IPP_QCH),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_STAT_ENABLE, 0, 1, QCH_CON_SIPU_IPP_QCH_C2_STAT),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_STAT_CLOCK_REQ, 1, 1, QCH_CON_SIPU_IPP_QCH_C2_STAT),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_STAT_EXPIRE_VAL, 16, 10, QCH_CON_SIPU_IPP_QCH_C2_STAT),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_STAT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIPU_IPP_QCH_C2_STAT),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_YDS_ENABLE, 0, 1, QCH_CON_SIPU_IPP_QCH_C2_YDS),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_YDS_CLOCK_REQ, 1, 1, QCH_CON_SIPU_IPP_QCH_C2_YDS),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_YDS_EXPIRE_VAL, 16, 10, QCH_CON_SIPU_IPP_QCH_C2_YDS),
	SFR_ACCESS(QCH_CON_SIPU_IPP_QCH_C2_YDS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIPU_IPP_QCH_C2_YDS),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_IPP_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_IPP_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_IPP_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IPP_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_IPP_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IPP_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_IPP_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IPP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_IPP_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_IPP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_IPP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_ENABLE, 0, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_ENABLE, 0, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ITP_CMU_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_CTL_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF0_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF1_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF2_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_DNSITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_DNSITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_DNSITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF3_DNSITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TNRITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_CTL_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF0_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF0_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF3_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF3_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ITPMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITPDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITPDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITPDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ITPDNS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ITP_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_C2AGENT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_C2AGENT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_C2AGENT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_C2AGENT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_C2AGENT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_C2AGENT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_C2AGENT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_C2AGENT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_C2AGENT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_C2AGENT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D2_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_C2AGENT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_C2AGENT_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_C2AGENT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GDC_QCH_ENABLE, 0, 1, QCH_CON_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_QCH_C2_ENABLE, 0, 1, QCH_CON_GDC_QCH_C2),
	SFR_ACCESS(QCH_CON_GDC_QCH_C2_CLOCK_REQ, 1, 1, QCH_CON_GDC_QCH_C2),
	SFR_ACCESS(QCH_CON_GDC_QCH_C2_EXPIRE_VAL, 16, 10, QCH_CON_GDC_QCH_C2),
	SFR_ACCESS(QCH_CON_GDC_QCH_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC_QCH_C2),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_INT_GDCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ITPMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_ITPMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDCMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDCMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDCMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_INT_GDCMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_INT_GDCMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_MCSCCSIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2_ENABLE, 0, 1, QCH_CON_MCSC_QCH_C2),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH_C2),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_QCH_C2),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH_C2),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GDC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC_QCH_ENABLE, 0, 1, QCH_CON_QE_GDC_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_GDC_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_GDC_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_GDC_QCH),
	SFR_ACCESS(QCH_CON_QE_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MCSC_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MCSC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MFC0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_MI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC0_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_MI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC0_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_MI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC0_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_MI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC0_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_SI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC0_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_SI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC0_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_SI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC0_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC0_QCH_SI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC0_QCH_SI),
	SFR_ACCESS(QCH_CON_MFC0_QCH_ENABLE, 0, 1, QCH_CON_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_CMU_MFC0_QCH_ENABLE, 0, 1, QCH_CON_MFC0_CMU_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_CMU_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC0_CMU_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_CMU_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC0_CMU_MFC0_QCH),
	SFR_ACCESS(QCH_CON_MFC0_CMU_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC0_CMU_MFC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFC0D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFC0D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFC0D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFC0D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFC0D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFC0D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFC0D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC0D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFC0D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_WFD_QCH_ENABLE, 0, 1, QCH_CON_PPMU_WFD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_WFD_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_WFD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_WFD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_WFD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_WFD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFC0D0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFC0D0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D0_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFC0D0_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFC0D1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFC0D1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC0D1_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFC0D1_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_MFC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_MFC0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_MFC0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_MFC0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_MFC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_MFC0_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_ENABLE, 0, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_ENABLE, 0, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_ENABLE, 0, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE, 0, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF1_CMU_MIF1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ2_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_ENABLE, 0, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_DMC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_ENABLE, 0, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_MIF2_CMU_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF2_CMU_MIF2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF2_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ3_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF3_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF3_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_ENABLE, 0, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_DMC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_ENABLE, 0, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_MIF3_CMU_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF3_CMU_MIF3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF3_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCNPU_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUD_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_ENABLE, 0, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU10_CMU_NPU10_QCH_ENABLE, 0, 1, QCH_CON_NPU10_CMU_NPU10_QCH),
	SFR_ACCESS(QCH_CON_NPU10_CMU_NPU10_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU10_CMU_NPU10_QCH),
	SFR_ACCESS(QCH_CON_NPU10_CMU_NPU10_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU10_CMU_NPU10_QCH),
	SFR_ACCESS(QCH_CON_NPU10_CMU_NPU10_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU10_CMU_NPU10_QCH),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_ACLK_ENABLE, 0, 1, QCH_CON_IP_NPU10_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPU10_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPU10_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPU10_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_PCLK_ENABLE, 0, 1, QCH_CON_IP_NPU10_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPU10_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPU10_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPU10_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPU10_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_ENABLE, 0, 1, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPU10_NPU10D_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_ENABLE, 0, 1, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPU10_NPU10D_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPU11_CMU_NPU11_QCH_ENABLE, 0, 1, QCH_CON_NPU11_CMU_NPU11_QCH),
	SFR_ACCESS(QCH_CON_NPU11_CMU_NPU11_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU11_CMU_NPU11_QCH),
	SFR_ACCESS(QCH_CON_NPU11_CMU_NPU11_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU11_CMU_NPU11_QCH),
	SFR_ACCESS(QCH_CON_NPU11_CMU_NPU11_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU11_CMU_NPU11_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPUC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NPUC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NPUC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_NPUC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NPUC_QCH),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_ENABLE, 0, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_ENABLE, 0, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D0_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D10_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D11_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D12_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D13_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D14_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D15_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D1_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D2_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D3_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D4_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D5_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D6_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D7_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D8_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D9_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCNPUC_DMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCNPUC_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCNPUC_SRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D10_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D10_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D11_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D11_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D12_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D12_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D13_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D13_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D14_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D14_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D15_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D15_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D2_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D3_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D4_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D4_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D5_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D5_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D6_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D6_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D7_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D7_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D8_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D8_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPUC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D9_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D9_NPUC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUC_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPUC_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPUCDNC_CMDQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPUCDNC_RQ_QCH),
	SFR_ACCESS(QCH_CON_NPUC_CMU_NPUC_QCH_ENABLE, 0, 1, QCH_CON_NPUC_CMU_NPUC_QCH),
	SFR_ACCESS(QCH_CON_NPUC_CMU_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPUC_CMU_NPUC_QCH),
	SFR_ACCESS(QCH_CON_NPUC_CMU_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPUC_CMU_NPUC_QCH),
	SFR_ACCESS(QCH_CON_NPUC_CMU_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPUC_CMU_NPUC_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUC_NPUD_UNIT0_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUC_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUC_NPUD_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT0_QCH_ENABLE, 0, 1, QCH_CON_NPUC_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT0_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPUC_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPUC_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPUC_PPMU_UNIT0_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT1_QCH_ENABLE, 0, 1, QCH_CON_NPUC_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT1_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPUC_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPUC_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_NPUC_PPMU_UNIT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPUC_PPMU_UNIT1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPUC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NPUC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPUC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NPUC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPUC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_NPUC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPUC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NPUC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_UART_DBG_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_UART_DBG),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_UART_DBG_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_UART_DBG),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_UART_DBG_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_UART_DBG),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_UART_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_UART_DBG),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI00_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI00_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI01_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI01_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI02_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI02_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI03_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI03_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI04_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI04_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI05_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_USI05_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI05_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_USI05_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI05_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_USI05_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_USI05_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_USI05_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI05_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI13_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI14_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_USI_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI15_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_USI),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_USI15_I2C),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_PWM_ENABLE, 0, 1, QCH_CON_PERIC0_TOP1_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_PWM_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP1_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_PWM_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP1_QCH_PWM),
	SFR_ACCESS(QCH_CON_PERIC0_TOP1_QCH_PWM_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP1_QCH_PWM),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CSISPERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_UART_BT_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_UART_BT),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_UART_BT_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_UART_BT),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_UART_BT_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_UART_BT),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_UART_BT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_UART_BT),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI06_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI06_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI07_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI07_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI08_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_USI08_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI09_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI09_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI10_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI11_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI16_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI16_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI17_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI17_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI12_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_USI_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_USI_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_USI_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI18_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_USI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_USI),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_ENABLE, 0, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C),
	SFR_ACCESS(QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP1_QCH_USI18_I2C),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_P_ENABLE, 0, 1, QCH_CON_USI16_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_P_CLOCK_REQ, 1, 1, QCH_CON_USI16_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_P_EXPIRE_VAL, 16, 10, QCH_CON_USI16_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI16_I3C_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI16_I3C_QCH_P),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_S_ENABLE, 0, 1, DMYQCH_CON_USI16_I3C_QCH_S),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_USI16_I3C_QCH_S),
	SFR_ACCESS(DMYQCH_CON_USI16_I3C_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USI16_I3C_QCH_S),
	SFR_ACCESS(QCH_CON_USI17_I3C_QCH_P_ENABLE, 0, 1, QCH_CON_USI17_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI17_I3C_QCH_P_CLOCK_REQ, 1, 1, QCH_CON_USI17_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI17_I3C_QCH_P_EXPIRE_VAL, 16, 10, QCH_CON_USI17_I3C_QCH_P),
	SFR_ACCESS(QCH_CON_USI17_I3C_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI17_I3C_QCH_P),
	SFR_ACCESS(DMYQCH_CON_USI17_I3C_QCH_S_ENABLE, 0, 1, DMYQCH_CON_USI17_I3C_QCH_S),
	SFR_ACCESS(DMYQCH_CON_USI17_I3C_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_USI17_I3C_QCH_S),
	SFR_ACCESS(DMYQCH_CON_USI17_I3C_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USI17_I3C_QCH_S),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_ENABLE, 0, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, 0, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_ENABLE, 0, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_ENABLE, 0, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER2_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SSP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SSP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_SSP_QCH),
	SFR_ACCESS(QCH_CON_SSP_CMU_SSP_QCH_ENABLE, 0, 1, QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(QCH_CON_SSP_CMU_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSP_CMU_SSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SSP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SSP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_SSP_QCH),
	SFR_ACCESS(DMYQCH_CON_USS_SSPCORE_QCH_ENABLE, 0, 1, DMYQCH_CON_USS_SSPCORE_QCH),
	SFR_ACCESS(DMYQCH_CON_USS_SSPCORE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_USS_SSPCORE_QCH),
	SFR_ACCESS(DMYQCH_CON_USS_SSPCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USS_SSPCORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_TNR_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_TNR_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_TNR_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_TNR_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_VO_DNSTNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRDNS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRDNS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRDNS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_TNRDNS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRITP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRITP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRITP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TNRITP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_TNRITP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRMCSC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRMCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRMCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_VO_TNRMCSC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_ENABLE, 0, 1, QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_CLOCK_REQ, 1, 1, QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ORBMCH_QCH),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_C2_ENABLE, 0, 1, QCH_CON_ORBMCH_QCH_C2),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_C2_CLOCK_REQ, 1, 1, QCH_CON_ORBMCH_QCH_C2),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_C2_EXPIRE_VAL, 16, 10, QCH_CON_ORBMCH_QCH_C2),
	SFR_ACCESS(QCH_CON_ORBMCH_QCH_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ORBMCH_QCH_C2),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_TNR_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_QCH_ENABLE, 0, 1, QCH_CON_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_ENABLE, 0, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TNR_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_TNR_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_TNR_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TNR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_TNR_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_TNR_QCH),
	SFR_ACCESS(QCH_CON_CLAHE_QCH_ENABLE, 0, 1, QCH_CON_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_CLAHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_CLAHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_CLAHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VRA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VRA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VRA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VRA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VRA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_CLAHE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_CLAHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_CLAHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_CLAHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_CLAHE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_CLAHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_CLAHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_CLAHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_CLAHE_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_CLAHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_CLAHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_CLAHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_CLAHE_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_CLAHE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_CLAHE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_CLAHE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_CLAHE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_VRA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_VRA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_VRA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_VRA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S2_ENABLE, 0, 1, QCH_CON_SYSMMU_VRA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S2_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_VRA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S2_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_VRA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSMMU_VRA_QCH_S2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_VRA_QCH_S2),
	SFR_ACCESS(QCH_CON_SYSREG_VRA_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VRA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_VRA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_VRA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_VRA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_CMU_VRA_QCH_ENABLE, 0, 1, QCH_CON_VRA_CMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_CMU_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VRA_CMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_CMU_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VRA_CMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_VRA_CMU_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VRA_CMU_VRA_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE, 0, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ, 1, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL, 16, 10, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB3_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB4_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB4_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB4_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB4_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB5_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AHB5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB5_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB5_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AHB5_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AUD0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AUD0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AUD0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AUD0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD0_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_AUD0_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD0_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_AUD0_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD0_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_AUD0_QCH_DMIC),
	SFR_ACCESS(QCH_CON_DMIC_AUD1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AUD1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AUD1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AUD1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AUD1_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD1_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_AUD1_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD1_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_AUD1_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD1_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_AUD1_QCH_DMIC),
	SFR_ACCESS(QCH_CON_DMIC_AUD2_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_AUD2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD2_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AUD2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD2_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AUD2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_AUD2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AUD2_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD2_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_AUD2_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD2_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_AUD2_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_AUD2_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_AUD2_QCH_DMIC),
	SFR_ACCESS(QCH_CON_DMIC_IF0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF0_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF0_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF0_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF0_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF0_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF0_QCH_DMIC),
	SFR_ACCESS(QCH_CON_DMIC_IF1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF1_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF1_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF1_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF1_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF1_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF1_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF1_QCH_DMIC),
	SFR_ACCESS(QCH_CON_DMIC_IF2_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF2_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF2_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF2_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF2_QCH_DMIC_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF2_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF2_QCH_DMIC_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF2_QCH_DMIC),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF2_QCH_DMIC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF2_QCH_DMIC),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC2_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC3_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC4_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC4_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC4_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC4_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC4_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC4_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC5_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC5_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC5_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC5_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC5_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC5_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_SERIAL_LIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_PDMA_VTS_QCH_ENABLE, 0, 1, QCH_CON_PDMA_VTS_QCH),
	SFR_ACCESS(QCH_CON_PDMA_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_VTS_QCH),
	SFR_ACCESS(QCH_CON_PDMA_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_VTS_QCH),
	SFR_ACCESS(QCH_CON_PDMA_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_VTS_QCH),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_QCH_PCLK_ENABLE, 0, 1, QCH_CON_SERIAL_LIF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_SERIAL_LIF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_SERIAL_LIF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SERIAL_LIF_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_LIF_ENABLE, 0, 1, DMYQCH_CON_SERIAL_LIF_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_LIF_CLOCK_REQ, 1, 1, DMYQCH_CON_SERIAL_LIF_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_LIF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SERIAL_LIF_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_AHB_ENABLE, 0, 1, DMYQCH_CON_SERIAL_LIF_QCH_AHB),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_AHB_CLOCK_REQ, 1, 1, DMYQCH_CON_SERIAL_LIF_QCH_AHB),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_QCH_AHB_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SERIAL_LIF_QCH_AHB),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_ENABLE, 0, 1, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SERIAL_LIF_DEBUG_US_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_ENABLE, 0, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_CLOCK_REQ, 1, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_US_QCH_LIF),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_ENABLE, 0, 1, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK),
	SFR_ACCESS(QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SERIAL_LIF_DEBUG_VT_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_ENABLE, 0, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_CLOCK_REQ, 1, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SERIAL_LIF_DEBUG_VT_QCH_LIF),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_ENABLE, 0, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_CLOCK_REQ, 1, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2),
	SFR_ACCESS(DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_ENABLE, 0, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER1_QCH_ENABLE, 0, 1, QCH_CON_TIMER1_QCH),
	SFR_ACCESS(QCH_CON_TIMER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER1_QCH),
	SFR_ACCESS(QCH_CON_TIMER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER1_QCH),
	SFR_ACCESS(QCH_CON_TIMER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER1_QCH),
	SFR_ACCESS(QCH_CON_TIMER2_QCH_ENABLE, 0, 1, QCH_CON_TIMER2_QCH),
	SFR_ACCESS(QCH_CON_TIMER2_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER2_QCH),
	SFR_ACCESS(QCH_CON_TIMER2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER2_QCH),
	SFR_ACCESS(QCH_CON_TIMER2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER2_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_ENABLE, 0, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_ENABLE, 0, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUS0_CMU_BUS0_CONTROLLER_OPTION),
	SFR_ACCESS(BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUS0_CMU_BUS0_CONTROLLER_OPTION),
	SFR_ACCESS(BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUS1_CMU_BUS1_CONTROLLER_OPTION),
	SFR_ACCESS(BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUS1_CMU_BUS1_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CSIS_CMU_CSIS_CONTROLLER_OPTION),
	SFR_ACCESS(CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CSIS_CMU_CSIS_CONTROLLER_OPTION),
	SFR_ACCESS(DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DNS_CMU_DNS_CONTROLLER_OPTION),
	SFR_ACCESS(DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DNS_CMU_DNS_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DSP_CMU_DSP_CONTROLLER_OPTION),
	SFR_ACCESS(DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DSP_CMU_DSP_CONTROLLER_OPTION),
	SFR_ACCESS(DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DSP1_CMU_DSP1_CONTROLLER_OPTION),
	SFR_ACCESS(DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DSP1_CMU_DSP1_CONTROLLER_OPTION),
	SFR_ACCESS(DSP2_CMU_DSP2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DSP2_CMU_DSP2_CONTROLLER_OPTION),
	SFR_ACCESS(DSP2_CMU_DSP2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DSP2_CMU_DSP2_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, IPP_CMU_IPP_CONTROLLER_OPTION),
	SFR_ACCESS(IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, IPP_CMU_IPP_CONTROLLER_OPTION),
	SFR_ACCESS(ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ITP_CMU_ITP_CONTROLLER_OPTION),
	SFR_ACCESS(ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ITP_CMU_ITP_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC0_CMU_MFC0_CONTROLLER_OPTION),
	SFR_ACCESS(MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC0_CMU_MFC0_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF1_CMU_MIF1_CONTROLLER_OPTION),
	SFR_ACCESS(MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF1_CMU_MIF1_CONTROLLER_OPTION),
	SFR_ACCESS(MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF2_CMU_MIF2_CONTROLLER_OPTION),
	SFR_ACCESS(MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF2_CMU_MIF2_CONTROLLER_OPTION),
	SFR_ACCESS(MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF3_CMU_MIF3_CONTROLLER_OPTION),
	SFR_ACCESS(MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF3_CMU_MIF3_CONTROLLER_OPTION),
	SFR_ACCESS(NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU_CMU_NPU_CONTROLLER_OPTION),
	SFR_ACCESS(NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU_CMU_NPU_CONTROLLER_OPTION),
	SFR_ACCESS(NPU10_CMU_NPU10_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU10_CMU_NPU10_CONTROLLER_OPTION),
	SFR_ACCESS(NPU10_CMU_NPU10_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU10_CMU_NPU10_CONTROLLER_OPTION),
	SFR_ACCESS(NPU11_CMU_NPU11_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU11_CMU_NPU11_CONTROLLER_OPTION),
	SFR_ACCESS(NPU11_CMU_NPU11_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU11_CMU_NPU11_CONTROLLER_OPTION),
	SFR_ACCESS(NPUC_CMU_NPUC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPUC_CMU_NPUC_CONTROLLER_OPTION),
	SFR_ACCESS(NPUC_CMU_NPUC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPUC_CMU_NPUC_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, SSP_CMU_SSP_CONTROLLER_OPTION),
	SFR_ACCESS(SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, SSP_CMU_SSP_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VRA_CMU_VRA_CONTROLLER_OPTION),
	SFR_ACCESS(VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VRA_CMU_VRA_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
};
