Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 24 14:05:11 2024
| Host         : DESKTOP-WXSS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3750 |          911 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             367 |           92 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         | Enable Signal |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                     |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/COND_DET_A_NOT_INT32.COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_multiply_7/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                     |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/COND_DET_A_NOT_INT32.COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                      |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                     |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/COND_DET_A_NOT_INT32.COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                      |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                      |                1 |              1 |         1.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]                                                                                  |                1 |              5 |         5.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]                                                                                  |                2 |              5 |         2.50 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                       |                2 |              6 |         3.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                       |                3 |              6 |         2.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                       |                2 |              6 |         3.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/Q[3]                                                                |                2 |              8 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/Q[3]                                                                |                3 |              8 |         2.67 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                                       |                2 |              8 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                                       |                1 |              8 |         8.00 |
|  u1_clk_wiz_0/inst/conver_clk |               | u1_shunt_2_series_0/clear                                                                                                                                            |                1 |              8 |         8.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                                       |                2 |              8 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/Q[3]                                                                |                2 |              8 |         4.00 |
|  u1_clk_wiz_0/inst/conver_clk |               | u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]                                                                       |                2 |             11 |         5.50 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]                                                                       |                2 |             11 |         5.50 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/D[0]                                                             |                4 |             16 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/D[0]                                                             |                3 |             16 |         5.33 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/D[0]                                                             |                3 |             16 |         5.33 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                  |                8 |             22 |         2.75 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                  |                6 |             22 |         3.67 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                 |                4 |             22 |         5.50 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                 |                4 |             22 |         5.50 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/u1_float_multiply_7/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                 |                5 |             22 |         4.40 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/u1_float_mutiply_3/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                  |                3 |             22 |         7.33 |
|  u1_clk_wiz_0/inst/conver_clk |               |                                                                                                                                                                      |                7 |             26 |         3.71 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_1/mux_set_port                                                                                                                                               |                6 |             32 |         5.33 |
|  u1_clk_wiz_0/inst/mul_clk    |               | u1_part_0/mux_set_port                                                                                                                                               |                8 |             32 |         4.00 |
|  u1_clk_wiz_0/inst/mul_clk    |               |                                                                                                                                                                      |              904 |           3843 |         4.25 |
+-------------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


