// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Sat Dec  3 16:54:36 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/tlyons01/es4/smack_buds/my_pll/rtl/my_pll.v"
// file 1 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/controller.vhd"
// file 2 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/game_logic.vhd"
// file 3 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pattern_gen.vhd"
// file 4 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 5 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/top.vhd"
// file 6 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/vga.vhd"
// file 7 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 8 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 9 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 10 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 11 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 12 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 13 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 14 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 26 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 27 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 28 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 29 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 30 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 31 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 32 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 33 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 57 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 58 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output up, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);   /* synthesis lineinfo="@5(5[8],5[11])"*/
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@5(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@5(12[4],12[14])"*/
    (* is_clock=1 *) wire controller_latch_c;   /* synthesis lineinfo="@5(15[4],15[20])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@5(16[4],16[20])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@5(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@5(80[9],80[24])"*/
    
    wire up_c, RGB_c_0, controller_in_c;
    wire [9:0]internalrow;   /* synthesis lineinfo="@5(76[9],76[20])"*/
    wire [9:0]internalcol;   /* synthesis lineinfo="@5(77[9],77[20])"*/
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@5(79[9],79[34])"*/
    wire [9:0]xpos;   /* synthesis lineinfo="@5(81[9],81[13])"*/
    wire [9:0]ypos;   /* synthesis lineinfo="@5(82[9],82[13])"*/
    
    wire VCC_net, GND_net, n1923, col_9__N_101, row_9__N_112, HSYNC_N_113, 
        VSYNC_N_116, n220, x_9__N_193, n3100;
    
    VLO i1 (.Z(GND_net));
    OB \RGB_pad[2]  (.I(RGB_c_0), .O(RGB[2]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    OB \RGB_pad[3]  (.I(RGB_c_0), .O(RGB[3]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    OB \RGB_pad[4]  (.I(RGB_c_0), .O(RGB[4]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    OB \RGB_pad[1]  (.I(RGB_c_0), .O(RGB[1]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    (* lut_function="(A+(B))" *) LUT4 i2949_2_lut (.A(col_9__N_101), .B(row_9__N_112), 
            .Z(n220));
    defparam i2949_2_lut.INIT = "0xeeee";
    pllclock_to_60_hz sixtyHZclock (internal25clk, GND_net, internal60hzclk);   /* synthesis lineinfo="@5(90[19],90[36])"*/
    OB \RGB_pad[5]  (.I(RGB_c_0), .O(RGB[5]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    OB up_pad (.I(up_c), .O(up));   /* synthesis lineinfo="@5(10[4],10[6])"*/
    OB VSYNC_pad (.I(VSYNC_N_116), .O(VSYNC));   /* synthesis lineinfo="@5(9[4],9[9])"*/
    OB HSYNC_pad (.I(HSYNC_N_113), .O(HSYNC));   /* synthesis lineinfo="@5(8[4],8[9])"*/
    OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));   /* synthesis lineinfo="@5(11[4],11[7])"*/
    OB testPLLout_pad (.I(testPLLout_c), .O(testPLLout));   /* synthesis lineinfo="@5(12[4],12[14])"*/
    OB controller_latch_pad (.I(controller_latch_c), .O(controller_latch));   /* synthesis lineinfo="@5(15[4],15[20])"*/
    OB controller_clock_pad (.I(controller_clock_c), .O(controller_clock));   /* synthesis lineinfo="@5(16[4],16[20])"*/
    IB ext12m_pad (.I(ext12m), .O(ext12m_c));   /* synthesis lineinfo="@5(7[4],7[10])"*/
    IB controller_in_pad (.I(controller_in), .O(controller_in_c));   /* synthesis lineinfo="@5(14[4],14[17])"*/
    vga internalvga ({internalcol}, col_9__N_101, GND_net, {internalrow}, 
        row_9__N_112, n220, internal25clk, HSYNC_N_113, n3100, VSYNC_N_116, 
        n1923);   /* synthesis lineinfo="@5(92[18],92[21])"*/
    my_pll pll (GND_net, ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@5(91[10],91[16])"*/
    pattern_gen patternmaker (GND_net, {ypos}, {xpos}, {internalcol}, 
            {internalrow}, n3100, n1923, RGB_c_0);   /* synthesis lineinfo="@5(93[19],93[30])"*/
    game_logic game (GND_net, {ypos}, internal60hzclk, x_9__N_193, {xpos}, 
            controller_buttons_signal[1], controller_buttons_signal[7], 
            controller_buttons_signal[0]);   /* synthesis lineinfo="@5(105[9],105[19])"*/
    controller controller1 (GND_net, controller_buttons_signal[7], controller_latch_c, 
            controller_clock_c, x_9__N_193, controller_buttons_signal[1], 
            controller_in_c, controller_buttons_signal[0], up_c);   /* synthesis lineinfo="@5(84[18],84[28])"*/
    VHI i3509 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input internal25clk, input GND_net, output internal60hzclk);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@5(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@5(80[9],80[24])"*/
    wire [18:0]n81;
    wire [18:0]clock_count;   /* synthesis lineinfo="@4(13[9],13[20])"*/
    
    wire n2311, n4556, n2309, n4553, n2307, n4550, n2305, n4547, 
        n2303, n4544, n2301, n4541, n2299, n4538, n30, n34, 
        n3338, n3340, n31, n2297, n4535, n2295, n4532, n4451, 
        VCC_net, GND_net_c;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[1]));
    defparam clock_count_82__i1.REGSET = "RESET";
    defparam clock_count_82__i1.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_82_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n2311), .CI0(n2311), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n4556), .CI1(n4556), .CO0(n4556), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_82_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_19.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n2309), .CI0(n2309), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n4553), .CI1(n4553), .CO0(n4553), .CO1(n2311), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_82_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_17.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n2307), .CI0(n2307), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n4550), .CI1(n4550), .CO0(n4550), .CO1(n2309), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_82_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_15.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n2305), .CI0(n2305), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n4547), .CI1(n4547), .CO0(n4547), .CO1(n2307), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_82_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_13.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n2303), .CI0(n2303), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n4544), .CI1(n4544), .CO0(n4544), .CO1(n2305), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_82_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n2301), .CI0(n2301), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n4541), .CI1(n4541), .CO0(n4541), .CO1(n2303), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_82_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_9.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n2299), .CI0(n2299), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n4538), .CI1(n4538), .CO0(n4538), .CO1(n2301), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_82_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(clock_count[0]), 
            .B(clock_count[1]), .C(clock_count[17]), .D(clock_count[4]), 
            .Z(n30));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i15_4_lut (.A(clock_count[12]), 
            .B(n30), .C(clock_count[7]), .D(clock_count[2]), .Z(n34));
    defparam i15_4_lut.INIT = "0xffdf";
    (* lut_function="(A (B (C (D))))" *) LUT4 i2640_4_lut (.A(clock_count[3]), 
            .B(clock_count[10]), .C(clock_count[6]), .D(clock_count[9]), 
            .Z(n3338));
    defparam i2640_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i2642_4_lut (.A(clock_count[15]), 
            .B(clock_count[5]), .C(clock_count[16]), .D(clock_count[14]), 
            .Z(n3340));
    defparam i2642_4_lut.INIT = "0x8000";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i12_4_lut (.A(clock_count[13]), 
            .B(clock_count[18]), .C(clock_count[11]), .D(clock_count[8]), 
            .Z(n31));
    defparam i12_4_lut.INIT = "0xbfff";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2952_4_lut (.A(n31), .B(n3340), 
            .C(n3338), .D(n34), .Z(internal60hzclk));   /* synthesis lineinfo="@4(25[23],25[43])"*/
    defparam i2952_4_lut.INIT = "0x0040";
    FA2 clock_count_82_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n2297), .CI0(n2297), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n4535), .CI1(n4535), .CO0(n4535), .CO1(n2299), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_82_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_82_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n2295), .CI0(n2295), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n4532), .CI1(n4532), .CO0(n4532), .CO1(n2297), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_82_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[2]));
    defparam clock_count_82__i2.REGSET = "RESET";
    defparam clock_count_82__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[3]));
    defparam clock_count_82__i3.REGSET = "RESET";
    defparam clock_count_82__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[4]));
    defparam clock_count_82__i4.REGSET = "RESET";
    defparam clock_count_82__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[5]));
    defparam clock_count_82__i5.REGSET = "RESET";
    defparam clock_count_82__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[6]));
    defparam clock_count_82__i6.REGSET = "RESET";
    defparam clock_count_82__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[7]));
    defparam clock_count_82__i7.REGSET = "RESET";
    defparam clock_count_82__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[8]));
    defparam clock_count_82__i8.REGSET = "RESET";
    defparam clock_count_82__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[9]));
    defparam clock_count_82__i9.REGSET = "RESET";
    defparam clock_count_82__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[10]));
    defparam clock_count_82__i10.REGSET = "RESET";
    defparam clock_count_82__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[11]));
    defparam clock_count_82__i11.REGSET = "RESET";
    defparam clock_count_82__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[12]));
    defparam clock_count_82__i12.REGSET = "RESET";
    defparam clock_count_82__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[13]));
    defparam clock_count_82__i13.REGSET = "RESET";
    defparam clock_count_82__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[14]));
    defparam clock_count_82__i14.REGSET = "RESET";
    defparam clock_count_82__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[15]));
    defparam clock_count_82__i15.REGSET = "RESET";
    defparam clock_count_82__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[16]));
    defparam clock_count_82__i16.REGSET = "RESET";
    defparam clock_count_82__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[17]));
    defparam clock_count_82__i17.REGSET = "RESET";
    defparam clock_count_82__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[18]));
    defparam clock_count_82__i18.REGSET = "RESET";
    defparam clock_count_82__i18.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_82_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n4451), 
        .CI1(n4451), .CO0(n4451), .CO1(n2295), .S1(n81[0]));
    defparam clock_count_82_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_82_add_4_1.INIT1 = "0xc33c";
    VLO i2 (.Z(GND_net_c));
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_82__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[0]));
    defparam clock_count_82__i0.REGSET = "RESET";
    defparam clock_count_82__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (output [9:0]internalcol, output col_9__N_101, input GND_net, 
            output [9:0]internalrow, output row_9__N_112, input n220, 
            input internal25clk, output HSYNC_N_113, output n3100, output VSYNC_N_116, 
            output n1923);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@5(75[9],75[22])"*/
    
    wire n3318, n3104, n2372, n4595, n2374;
    wire [9:0]n57;
    
    wire n2288, n4610, n2290;
    wire [9:0]n45;
    
    wire n2370, n4592, n16, n2368, n4589, n17, n4460, VCC_net, 
        n2286, n4607, n2284, n4604, n4499, n14, n10, n6, n2292, 
        n4616, n2376, n4601, n4613, n4598;
    
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2955_4_lut (.A(n3318), 
            .B(n3104), .C(internalcol[7]), .D(internalcol[4]), .Z(col_9__N_101));   /* synthesis lineinfo="@6(22[7],22[21])"*/
    defparam i2955_4_lut.INIT = "0x0200";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n2372), .CI0(n2372), .A1(GND_net), .B1(internalrow[6]), 
        .C1(GND_net), .D1(n4595), .CI1(n4595), .CO0(n4595), .CO1(n2374), 
        .S0(n57[5]), .S1(n57[6]));
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 col_83_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n2288), .CI0(n2288), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n4610), .CI1(n4610), .CO0(n4610), .CO1(n2290), .S0(n45[5]), 
        .S1(n45[6]));
    defparam col_83_add_4_7.INIT0 = "0xc33c";
    defparam col_83_add_4_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n2370), .CI0(n2370), .A1(GND_net), .B1(internalrow[4]), 
        .C1(GND_net), .D1(n4592), .CI1(n4592), .CO0(n4592), .CO1(n2372), 
        .S0(n57[3]), .S1(n57[4]));
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i6_4_lut (.A(internalrow[7]), 
            .B(internalrow[3]), .C(internalrow[4]), .D(internalrow[6]), 
            .Z(n16));   /* synthesis lineinfo="@6(29[7],29[21])"*/
    defparam i6_4_lut.INIT = "0xfffb";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n2368), .CI0(n2368), .A1(GND_net), .B1(internalrow[2]), 
        .C1(GND_net), .D1(n4589), .CI1(n4589), .CO0(n4589), .CO1(n2370), 
        .S0(n57[1]), .S1(n57[2]));
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i7_4_lut (.A(internalrow[0]), 
            .B(internalrow[8]), .C(internalrow[9]), .D(internalrow[2]), 
            .Z(n17));   /* synthesis lineinfo="@6(29[7],29[21])"*/
    defparam i7_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i2959_4_lut (.A(n17), .B(internalrow[5]), 
            .C(n16), .D(internalrow[1]), .Z(row_9__N_112));   /* synthesis lineinfo="@6(29[7],29[21])"*/
    defparam i2959_4_lut.INIT = "0x0001";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n4460), .CI1(n4460), 
        .CO0(n4460), .CO1(n2368), .S1(n57[0]));
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FA2 col_83_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n2286), .CI0(n2286), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n4607), .CI1(n4607), .CO0(n4607), .CO1(n2288), .S0(n45[3]), 
        .S1(n45[4]));
    defparam col_83_add_4_5.INIT0 = "0xc33c";
    defparam col_83_add_4_5.INIT1 = "0xc33c";
    FA2 col_83_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n2284), .CI0(n2284), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n4604), .CI1(n4604), .CO0(n4604), .CO1(n2286), .S0(n45[1]), 
        .S1(n45[2]));
    defparam col_83_add_4_3.INIT0 = "0xc33c";
    defparam col_83_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i0 (.D(n45[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[0]));
    defparam col_83__i0.REGSET = "RESET";
    defparam col_83__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i1 (.D(n57[1]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[1]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    FA2 col_83_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n4499), .CI1(n4499), 
        .CO0(n4499), .CO1(n2284), .S1(n45[0]));
    defparam col_83_add_4_1.INIT0 = "0xc33c";
    defparam col_83_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i29_3_lut (.A(internalcol[4]), 
            .B(internalcol[5]), .C(internalcol[6]), .Z(n14));   /* synthesis lineinfo="@6(36[23],36[50])"*/
    defparam i29_3_lut.INIT = "0x7e7e";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i2944_4_lut (.A(internalcol[9]), 
            .B(internalcol[7]), .C(internalcol[8]), .D(n14), .Z(HSYNC_N_113));   /* synthesis lineinfo="@6(36[13],36[60])"*/
    defparam i2944_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i4_4_lut (.A(internalrow[1]), 
            .B(n3100), .C(internalrow[9]), .D(internalrow[3]), .Z(n10));
    defparam i4_4_lut.INIT = "0x0800";
    (* lut_function="(A+((C)+!B))" *) LUT4 i2946_3_lut (.A(internalrow[4]), 
            .B(n10), .C(internalrow[2]), .Z(VSYNC_N_116));   /* synthesis lineinfo="@6(39[13],39[61])"*/
    defparam i2946_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(internalrow[5]), 
            .B(internalrow[6]), .C(internalrow[7]), .D(internalrow[8]), 
            .Z(n3100));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_3_lut (.A(internalcol[9]), .B(internalcol[6]), 
            .C(internalcol[5]), .Z(n6));
    defparam i1_3_lut.INIT = "0xfdfd";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i4_4_lut_adj_9 (.A(internalcol[1]), 
            .B(internalcol[2]), .C(internalcol[3]), .D(n6), .Z(n3104));
    defparam i4_4_lut_adj_9.INIT = "0xff7f";
    (* lut_function="(A (B))" *) LUT4 i2620_2_lut (.A(internalcol[8]), .B(internalcol[0]), 
            .Z(n3318));
    defparam i2620_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i2 (.D(n57[2]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[2]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i3 (.D(n57[3]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[3]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i4 (.D(n57[4]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[4]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i5 (.D(n57[5]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[5]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i6 (.D(n57[6]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[6]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i7 (.D(n57[7]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[7]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i8 (.D(n57[8]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[8]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i9 (.D(n57[9]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[9]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i1 (.D(n45[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[1]));
    defparam col_83__i1.REGSET = "RESET";
    defparam col_83__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i2 (.D(n45[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[2]));
    defparam col_83__i2.REGSET = "RESET";
    defparam col_83__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i3 (.D(n45[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[3]));
    defparam col_83__i3.REGSET = "RESET";
    defparam col_83__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i4 (.D(n45[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[4]));
    defparam col_83__i4.REGSET = "RESET";
    defparam col_83__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i5 (.D(n45[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[5]));
    defparam col_83__i5.REGSET = "RESET";
    defparam col_83__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i6 (.D(n45[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[6]));
    defparam col_83__i6.REGSET = "RESET";
    defparam col_83__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i7 (.D(n45[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[7]));
    defparam col_83__i7.REGSET = "RESET";
    defparam col_83__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i8 (.D(n45[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[8]));
    defparam col_83__i8.REGSET = "RESET";
    defparam col_83__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_83__i9 (.D(n45[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[9]));
    defparam col_83__i9.REGSET = "RESET";
    defparam col_83__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1555_3_lut (.A(internalcol[7]), 
            .B(internalcol[9]), .C(internalcol[8]), .Z(n1923));
    defparam i1555_3_lut.INIT = "0xc8c8";
    FA2 col_83_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n2292), .CI0(n2292), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n4616), .CI1(n4616), .CO0(n4616), .S0(n45[9]));
    defparam col_83_add_4_11.INIT0 = "0xc33c";
    defparam col_83_add_4_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n2376), .CI0(n2376), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n4601), .CI1(n4601), .CO0(n4601), .S0(n57[9]));
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 col_83_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n2290), .CI0(n2290), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n4613), .CI1(n4613), .CO0(n4613), .CO1(n2292), .S0(n45[7]), 
        .S1(n45[8]));
    defparam col_83_add_4_9.INIT0 = "0xc33c";
    defparam col_83_add_4_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n2374), .CI0(n2374), .A1(GND_net), .B1(internalrow[8]), 
        .C1(GND_net), .D1(n4598), .CI1(n4598), .CO0(n4598), .CO1(n2376), 
        .S0(n57[7]), .S1(n57[8]));
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i0 (.D(n57[0]), 
            .SP(n220), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[0]));   /* synthesis lineinfo="@6(20[2],32[9])"*/
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@5(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@5(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@5(75[9],75[22])"*/
    
    \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@5(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@5(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@5(75[9],75[22])"*/
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input GND_net, input [9:0]ypos, input [9:0]xpos, input [9:0]internalcol, 
            input [9:0]internalrow, input n3100, input n1923, output RGB_c_0);
    
    
    wire n2263, n4436, n2265;
    wire [9:0]onsquarey_N_146;
    
    wire n2269, n4445, n4439, n2267, n4433, VCC_net, n4442, n2342, 
        n4430;
    wire [9:0]onsquarex_N_134;
    
    wire n4, n6, n2340, n4427, n8, n10, n12, n14, n16, n18, 
        n4_adj_240, n6_adj_241, n8_adj_242, n10_adj_243, n2338, n4424, 
        n2336, n4421, n12_adj_244, n14_adj_245, n16_adj_246, n4_adj_247, 
        n6_adj_248, n8_adj_249, n10_adj_250, n12_adj_251, n14_adj_252, 
        n16_adj_253, n18_adj_254, onsquarey_N_145, n18_adj_255, n4_adj_256, 
        n6_adj_257, n8_adj_258, n10_adj_259, n12_adj_260, n14_adj_261, 
        n16_adj_262, onsquarex_N_133, n4418, n18_adj_263, n6_adj_264, 
        n4_adj_265, n5;
    
    FA2 add_215_add_5_3 (.A0(GND_net), .B0(ypos[2]), .C0(GND_net), .D0(n2263), 
        .CI0(n2263), .A1(GND_net), .B1(ypos[3]), .C1(GND_net), .D1(n4436), 
        .CI1(n4436), .CO0(n4436), .CO1(n2265), .S0(onsquarey_N_146[2]), 
        .S1(onsquarey_N_146[3]));
    defparam add_215_add_5_3.INIT0 = "0xc33c";
    defparam add_215_add_5_3.INIT1 = "0xc33c";
    FA2 add_215_add_5_9 (.A0(GND_net), .B0(ypos[8]), .C0(GND_net), .D0(n2269), 
        .CI0(n2269), .A1(GND_net), .B1(ypos[9]), .C1(GND_net), .D1(n4445), 
        .CI1(n4445), .CO0(n4445), .S0(onsquarey_N_146[8]), .S1(onsquarey_N_146[9]));
    defparam add_215_add_5_9.INIT0 = "0xc33c";
    defparam add_215_add_5_9.INIT1 = "0xc33c";
    FA2 add_215_add_5_5 (.A0(GND_net), .B0(ypos[4]), .C0(GND_net), .D0(n2265), 
        .CI0(n2265), .A1(GND_net), .B1(ypos[5]), .C1(GND_net), .D1(n4439), 
        .CI1(n4439), .CO0(n4439), .CO1(n2267), .S0(onsquarey_N_146[4]), 
        .S1(onsquarey_N_146[5]));
    defparam add_215_add_5_5.INIT0 = "0xc33c";
    defparam add_215_add_5_5.INIT1 = "0xc33c";
    FA2 add_215_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(ypos[1]), .C1(VCC_net), .D1(n4433), .CI1(n4433), .CO0(n4433), 
        .CO1(n2263), .S1(onsquarey_N_146[1]));
    defparam add_215_add_5_1.INIT0 = "0xc33c";
    defparam add_215_add_5_1.INIT1 = "0xc33c";
    FA2 add_215_add_5_7 (.A0(GND_net), .B0(ypos[6]), .C0(GND_net), .D0(n2267), 
        .CI0(n2267), .A1(GND_net), .B1(ypos[7]), .C1(GND_net), .D1(n4442), 
        .CI1(n4442), .CO0(n4442), .CO1(n2269), .S0(onsquarey_N_146[6]), 
        .S1(onsquarey_N_146[7]));
    defparam add_215_add_5_7.INIT0 = "0xc33c";
    defparam add_215_add_5_7.INIT1 = "0xc33c";
    FA2 add_214_add_5_9 (.A0(GND_net), .B0(xpos[8]), .C0(GND_net), .D0(n2342), 
        .CI0(n2342), .A1(GND_net), .B1(xpos[9]), .C1(GND_net), .D1(n4430), 
        .CI1(n4430), .CO0(n4430), .S0(onsquarex_N_134[8]), .S1(onsquarex_N_134[9]));
    defparam add_214_add_5_9.INIT0 = "0xc33c";
    defparam add_214_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 col_9__I_0_i4_4_lut (.A(xpos[0]), 
            .B(onsquarex_N_134[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i6_3_lut (.A(n4), 
            .B(onsquarex_N_134[2]), .C(internalcol[2]), .Z(n6));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i6_3_lut.INIT = "0x8e8e";
    FA2 add_214_add_5_7 (.A0(GND_net), .B0(xpos[6]), .C0(GND_net), .D0(n2340), 
        .CI0(n2340), .A1(GND_net), .B1(xpos[7]), .C1(GND_net), .D1(n4427), 
        .CI1(n4427), .CO0(n4427), .CO1(n2342), .S0(onsquarex_N_134[6]), 
        .S1(onsquarex_N_134[7]));
    defparam add_214_add_5_7.INIT0 = "0xc33c";
    defparam add_214_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i8_3_lut (.A(n6), 
            .B(onsquarex_N_134[3]), .C(internalcol[3]), .Z(n8));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i10_3_lut (.A(n8), 
            .B(onsquarex_N_134[4]), .C(internalcol[4]), .Z(n10));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i12_3_lut (.A(n10), 
            .B(onsquarex_N_134[5]), .C(internalcol[5]), .Z(n12));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i14_3_lut (.A(n12), 
            .B(onsquarex_N_134[6]), .C(internalcol[6]), .Z(n14));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i16_3_lut (.A(n14), 
            .B(onsquarex_N_134[7]), .C(internalcol[7]), .Z(n16));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i18_3_lut (.A(n16), 
            .B(onsquarex_N_134[8]), .C(internalcol[8]), .Z(n18));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 row_9__I_0_i4_4_lut (.A(ypos[0]), 
            .B(onsquarey_N_146[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4_adj_240));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i6_3_lut (.A(n4_adj_240), 
            .B(onsquarey_N_146[2]), .C(internalrow[2]), .Z(n6_adj_241));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i8_3_lut (.A(n6_adj_241), 
            .B(onsquarey_N_146[3]), .C(internalrow[3]), .Z(n8_adj_242));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i10_3_lut (.A(n8_adj_242), 
            .B(onsquarey_N_146[4]), .C(internalrow[4]), .Z(n10_adj_243));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i10_3_lut.INIT = "0x8e8e";
    FA2 add_214_add_5_5 (.A0(GND_net), .B0(xpos[4]), .C0(GND_net), .D0(n2338), 
        .CI0(n2338), .A1(GND_net), .B1(xpos[5]), .C1(GND_net), .D1(n4424), 
        .CI1(n4424), .CO0(n4424), .CO1(n2340), .S0(onsquarex_N_134[4]), 
        .S1(onsquarex_N_134[5]));
    defparam add_214_add_5_5.INIT0 = "0xc33c";
    defparam add_214_add_5_5.INIT1 = "0xc33c";
    FA2 add_214_add_5_3 (.A0(GND_net), .B0(xpos[2]), .C0(GND_net), .D0(n2336), 
        .CI0(n2336), .A1(GND_net), .B1(xpos[3]), .C1(GND_net), .D1(n4421), 
        .CI1(n4421), .CO0(n4421), .CO1(n2338), .S0(onsquarex_N_134[2]), 
        .S1(onsquarex_N_134[3]));
    defparam add_214_add_5_3.INIT0 = "0xc33c";
    defparam add_214_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i12_3_lut (.A(n10_adj_243), 
            .B(onsquarey_N_146[5]), .C(internalrow[5]), .Z(n12_adj_244));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i14_3_lut (.A(n12_adj_244), 
            .B(onsquarey_N_146[6]), .C(internalrow[6]), .Z(n14_adj_245));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i16_3_lut (.A(n14_adj_245), 
            .B(onsquarey_N_146[7]), .C(internalrow[7]), .Z(n16_adj_246));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 y_9__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(ypos[1]), .D(ypos[0]), .Z(n4_adj_247));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i6_3_lut (.A(n4_adj_247), 
            .B(internalrow[2]), .C(ypos[2]), .Z(n6_adj_248));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i8_3_lut (.A(n6_adj_248), 
            .B(internalrow[3]), .C(ypos[3]), .Z(n8_adj_249));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i10_3_lut (.A(n8_adj_249), 
            .B(internalrow[4]), .C(ypos[4]), .Z(n10_adj_250));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i12_3_lut (.A(n10_adj_250), 
            .B(internalrow[5]), .C(ypos[5]), .Z(n12_adj_251));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i14_3_lut (.A(n12_adj_251), 
            .B(internalrow[6]), .C(ypos[6]), .Z(n14_adj_252));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i16_3_lut (.A(n14_adj_252), 
            .B(internalrow[7]), .C(ypos[7]), .Z(n16_adj_253));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i18_3_lut (.A(n16_adj_246), 
            .B(onsquarey_N_146[8]), .C(internalrow[8]), .Z(n18_adj_254));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_9__I_0_i20_3_lut (.A(n18_adj_254), 
            .B(onsquarey_N_146[9]), .C(internalrow[9]), .Z(onsquarey_N_145));   /* synthesis lineinfo="@3(59[40],59[52])"*/
    defparam row_9__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 y_9__I_0_i18_3_lut (.A(n16_adj_253), 
            .B(internalrow[8]), .C(ypos[8]), .Z(n18_adj_255));   /* synthesis lineinfo="@3(59[27],59[35])"*/
    defparam y_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 x_9__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(xpos[1]), .D(xpos[0]), .Z(n4_adj_256));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i6_3_lut (.A(n4_adj_256), 
            .B(internalcol[2]), .C(xpos[2]), .Z(n6_adj_257));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i8_3_lut (.A(n6_adj_257), 
            .B(internalcol[3]), .C(xpos[3]), .Z(n8_adj_258));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i10_3_lut (.A(n8_adj_258), 
            .B(internalcol[4]), .C(xpos[4]), .Z(n10_adj_259));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i12_3_lut (.A(n10_adj_259), 
            .B(internalcol[5]), .C(xpos[5]), .Z(n12_adj_260));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i14_3_lut (.A(n12_adj_260), 
            .B(internalcol[6]), .C(xpos[6]), .Z(n14_adj_261));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i16_3_lut (.A(n14_adj_261), 
            .B(internalcol[7]), .C(xpos[7]), .Z(n16_adj_262));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_9__I_0_i20_3_lut (.A(n18), 
            .B(onsquarex_N_134[9]), .C(internalcol[9]), .Z(onsquarex_N_133));   /* synthesis lineinfo="@3(58[40],58[52])"*/
    defparam col_9__I_0_i20_3_lut.INIT = "0x8e8e";
    FA2 add_214_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[1]), .C1(VCC_net), .D1(n4418), .CI1(n4418), .CO0(n4418), 
        .CO1(n2336), .S1(onsquarex_N_134[1]));
    defparam add_214_add_5_1.INIT0 = "0xc33c";
    defparam add_214_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 x_9__I_0_i18_3_lut (.A(n16_adj_262), 
            .B(internalcol[8]), .C(xpos[8]), .Z(n18_adj_263));   /* synthesis lineinfo="@3(58[27],58[35])"*/
    defparam x_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i2_4_lut (.A(n18_adj_255), 
            .B(onsquarey_N_145), .C(internalrow[9]), .D(ypos[9]), .Z(n6_adj_264));   /* synthesis lineinfo="@3(60[13],61[14])"*/
    defparam i2_4_lut.INIT = "0x80c8";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(n3100), .B(internalrow[9]), 
            .Z(n4_adj_265));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(n18_adj_263), 
            .B(onsquarex_N_133), .C(internalcol[9]), .D(xpos[9]), .Z(n5));   /* synthesis lineinfo="@3(60[13],61[14])"*/
    defparam i1_4_lut.INIT = "0x80c8";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C))))" *) LUT4 i2964_4_lut (.A(n5), 
            .B(n4_adj_265), .C(n1923), .D(n6_adj_264), .Z(RGB_c_0));
    defparam i2964_4_lut.INIT = "0x0103";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (input GND_net, output [9:0]ypos, input internal60hzclk, 
            input x_9__N_193, output [9:0]xpos, input \controller_buttons_signal[1] , 
            input \controller_buttons_signal[7] , input \controller_buttons_signal[0] );
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@5(80[9],80[24])"*/
    
    wire n2321, n4529, VCC_net;
    wire [9:0]n45;
    
    wire n2319, n4526, n2317, n4523;
    wire [9:0]n43;
    wire [4:0]yVelocity_4__N_207;
    wire [4:0]yVelocity;   /* synthesis lineinfo="@2(16[9],16[18])"*/
    
    wire n2275, n4469, n2277;
    wire [9:0]n57;
    
    wire n2273, n4466, n2315, n4520;
    wire [9:0]x_9__N_183;
    
    wire n1219, n1895, n114;
    wire [9:0]n508;
    wire [9:0]n43_adj_238;
    wire [9:0]n57_adj_239;
    
    wire n19, n4448, n3556, n115, n1159;
    wire [4:0]n175;
    
    wire n4463, n2281, n4478, n2279, n4475, n4472, n6, n16, 
        n17, n12, n11, n2333, n4517, n2387, n4508, n2331, n4514, 
        n2329, n4511, n2385, n4505, n2383, n4502, n2327, n4496, 
        n2381, n4487, n2379, n4484, n4481, n2325, n4493, n4490, 
        n8, n4;
    
    FA2 y_84_add_4_10 (.A0(GND_net), .B0(VCC_net), .C0(ypos[8]), .D0(n2321), 
        .CI0(n2321), .A1(GND_net), .B1(VCC_net), .C1(ypos[9]), .D1(n4529), 
        .CI1(n4529), .CO0(n4529), .S0(n45[8]), .S1(n45[9]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_add_4_10.INIT0 = "0xc33c";
    defparam y_84_add_4_10.INIT1 = "0xc33c";
    FA2 y_84_add_4_8 (.A0(GND_net), .B0(VCC_net), .C0(ypos[6]), .D0(n2319), 
        .CI0(n2319), .A1(GND_net), .B1(VCC_net), .C1(ypos[7]), .D1(n4526), 
        .CI1(n4526), .CO0(n4526), .CO1(n2321), .S0(n45[6]), .S1(n45[7]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_add_4_8.INIT0 = "0xc33c";
    defparam y_84_add_4_8.INIT1 = "0xc33c";
    FA2 y_84_add_4_6 (.A0(GND_net), .B0(n43[4]), .C0(ypos[4]), .D0(n2317), 
        .CI0(n2317), .A1(GND_net), .B1(VCC_net), .C1(ypos[5]), .D1(n4523), 
        .CI1(n4523), .CO0(n4523), .CO1(n2319), .S0(n45[4]), .S1(n45[5]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_add_4_6.INIT0 = "0xc33c";
    defparam y_84_add_4_6.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i0 (.D(n45[0]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[0]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i0.REGSET = "RESET";
    defparam y_84__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(GND_net), .D0(n2275), 
        .CI0(n2275), .A1(GND_net), .B1(xpos[4]), .C1(GND_net), .D1(n4469), 
        .CI1(n4469), .CO0(n4469), .CO1(n2277), .S0(n57[3]), .S1(n57[4]));
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i4 (.D(x_9__N_183[4]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[4]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i4.REGSET = "RESET";
    defparam x__i4.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(GND_net), .D0(n2273), 
        .CI0(n2273), .A1(GND_net), .B1(xpos[2]), .C1(GND_net), .D1(n4466), 
        .CI1(n4466), .CO0(n4466), .CO1(n2275), .S0(n57[1]), .S1(n57[2]));
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 y_84_add_4_4 (.A0(GND_net), .B0(n43[2]), .C0(ypos[2]), .D0(n2315), 
        .CI0(n2315), .A1(GND_net), .B1(n43[3]), .C1(ypos[3]), .D1(n4520), 
        .CI1(n4520), .CO0(n4520), .CO1(n2317), .S0(n45[2]), .S1(n45[3]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_add_4_4.INIT0 = "0xc33c";
    defparam y_84_add_4_4.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i3 (.D(x_9__N_183[3]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[3]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i3.REGSET = "RESET";
    defparam x__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i359_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[6]), .D(n57[6]), .Z(n43_adj_238[6]));
    defparam mod_12_i359_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i358_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[7]), .D(n57[7]), .Z(n43_adj_238[7]));
    defparam mod_12_i358_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 mux_14_i9_4_lut (.A(n43_adj_238[8]), 
            .B(n57_adj_239[8]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[8]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i9_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i365_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[0]), .D(n57[0]), .Z(n43_adj_238[0]));
    defparam mod_12_i365_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i364_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[1]), .D(n57[1]), .Z(n43_adj_238[1]));
    defparam mod_12_i364_3_lut_4_lut.INIT = "0xf780";
    FA2 y_84_add_4_2 (.A0(GND_net), .B0(n43[0]), .C0(ypos[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(n43[1]), .C1(ypos[1]), .D1(n4448), .CI1(n4448), 
        .CO0(n4448), .CO1(n2315), .S0(n45[0]), .S1(n45[1]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_add_4_2.INIT0 = "0xc33c";
    defparam y_84_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i363_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[2]), .D(n57[2]), .Z(n43_adj_238[2]));
    defparam mod_12_i363_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i360_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[5]), .D(n57[5]), .Z(n43_adj_238[5]));
    defparam mod_12_i360_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C))+!A (B))" *) LUT4 i2795_3_lut (.A(n1895), .B(n114), 
            .C(n508[9]), .Z(n3556));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam i2795_3_lut.INIT = "0xc4c4";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i9 (.D(x_9__N_183[9]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[9]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i9.REGSET = "RESET";
    defparam x__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i357_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[8]), .D(n115), .Z(n43_adj_238[8]));
    defparam mod_12_i357_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i361_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[4]), .D(n57[4]), .Z(n43_adj_238[4]));
    defparam mod_12_i361_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_12_i362_3_lut_4_lut (.A(n1895), 
            .B(n114), .C(n508[3]), .D(n57[3]), .Z(n43_adj_238[3]));
    defparam mod_12_i362_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1499_2_lut_3_lut (.A(\controller_buttons_signal[7] ), 
            .B(n1159), .C(yVelocity[2]), .Z(n175[2]));   /* synthesis lineinfo="@2(52[4],58[11])"*/
    defparam i1499_2_lut_3_lut.INIT = "0xf2f2";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(VCC_net), .D1(n4463), .CI1(n4463), .CO0(n4463), 
        .CO1(n2273), .S1(n57[0]));
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i10_4_lut (.A(n3556), 
            .B(n57_adj_239[9]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[9]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i10_4_lut.INIT = "0xcafa";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(GND_net), .D0(n2281), 
        .CI0(n2281), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n4478), 
        .CI1(n4478), .CO0(n4478), .S0(n114));
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(GND_net), .D0(n2279), 
        .CI0(n2279), .A1(GND_net), .B1(xpos[8]), .C1(GND_net), .D1(n4475), 
        .CI1(n4475), .CO0(n4475), .CO1(n2281), .S0(n57[7]), .S1(n115));
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))" *) LUT4 i1_2_lut_3_lut_3_lut (.A(n1159), 
            .B(yVelocity[0]), .C(yVelocity[1]), .Z(yVelocity_4__N_207[1]));   /* synthesis lineinfo="@2(52[4],58[11])"*/
    defparam i1_2_lut_3_lut_3_lut.INIT = "0xd2d2";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(GND_net), .D0(n2277), 
        .CI0(n2277), .A1(GND_net), .B1(xpos[6]), .C1(GND_net), .D1(n4472), 
        .CI1(n4472), .CO0(n4472), .CO1(n2279), .S0(n57[5]), .S1(n57[6]));
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(yVelocity[1]), .B(yVelocity[4]), 
            .Z(n6));   /* synthesis lineinfo="@2(52[8],52[25])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(yVelocity[3]), 
            .B(yVelocity[2]), .C(yVelocity[0]), .D(n6), .Z(n1159));   /* synthesis lineinfo="@2(52[8],52[25])"*/
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i4_4_lut (.A(n43_adj_238[3]), 
            .B(n57_adj_239[3]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[3]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i4_4_lut.INIT = "0xcafa";
    (* lut_function="(!(A))" *) LUT4 y_84_inv_2_i2_1_lut (.A(yVelocity[1]), 
            .Z(n43[1]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_inv_2_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 y_84_inv_2_i1_1_lut (.A(yVelocity[0]), 
            .Z(n43[0]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_inv_2_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(xpos[7]), .B(xpos[3]), 
            .C(xpos[4]), .D(xpos[6]), .Z(n16));   /* synthesis lineinfo="@2(29[10],29[15])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(xpos[0]), .B(xpos[8]), 
            .C(xpos[9]), .D(xpos[2]), .Z(n17));   /* synthesis lineinfo="@2(29[10],29[15])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(xpos[5]), 
            .C(n16), .D(xpos[1]), .Z(n19));   /* synthesis lineinfo="@2(29[10],29[15])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n57[1]), .B(n57[5]), 
            .C(n57[2]), .D(n57[6]), .Z(n12));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i4_3_lut (.A(n57[4]), .B(n57[0]), 
            .C(n57[3]), .Z(n11));
    defparam i4_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(n115), .B(n11), 
            .C(n57[7]), .D(n12), .Z(n1895));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(!(A))" *) LUT4 y_84_inv_2_i5_1_lut (.A(yVelocity[4]), 
            .Z(n43[4]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_inv_2_i5_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i8 (.D(x_9__N_183[8]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[8]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i8.REGSET = "RESET";
    defparam x__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(x_9__N_193), .B(\controller_buttons_signal[0] ), 
            .C(\controller_buttons_signal[1] ), .Z(n1219));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i5_4_lut (.A(n43_adj_238[4]), 
            .B(n57_adj_239[4]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[4]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i5_4_lut.INIT = "0xcafa";
    (* lut_function="(!(A))" *) LUT4 y_84_inv_2_i4_1_lut (.A(yVelocity[3]), 
            .Z(n43[3]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_inv_2_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 y_84_inv_2_i3_1_lut (.A(yVelocity[2]), 
            .Z(n43[2]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84_inv_2_i3_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ yVelocity__i1 (.D(yVelocity_4__N_207[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_193), .Q(yVelocity[1]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam yVelocity__i1.REGSET = "RESET";
    defparam yVelocity__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ yVelocity__i2 (.D(yVelocity_4__N_207[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_193), .Q(yVelocity[2]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam yVelocity__i2.REGSET = "RESET";
    defparam yVelocity__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ yVelocity__i3 (.D(yVelocity_4__N_207[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_193), .Q(yVelocity[3]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam yVelocity__i3.REGSET = "RESET";
    defparam yVelocity__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ yVelocity__i4 (.D(yVelocity_4__N_207[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_193), .Q(yVelocity[4]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam yVelocity__i4.REGSET = "RESET";
    defparam yVelocity__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i1 (.D(n45[1]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[1]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i1.REGSET = "RESET";
    defparam y_84__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i2 (.D(n45[2]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[2]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i2.REGSET = "RESET";
    defparam y_84__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i3 (.D(n45[3]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[3]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i3.REGSET = "RESET";
    defparam y_84__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i4 (.D(n45[4]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[4]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i4.REGSET = "RESET";
    defparam y_84__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i5 (.D(n45[5]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[5]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i5.REGSET = "RESET";
    defparam y_84__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i6 (.D(n45[6]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[6]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i6.REGSET = "RESET";
    defparam y_84__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i7 (.D(n45[7]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[7]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i7.REGSET = "RESET";
    defparam y_84__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i8 (.D(n45[8]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[8]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i8.REGSET = "RESET";
    defparam y_84__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ y_84__i9 (.D(n45[9]), .SP(VCC_net), 
            .CK(internal60hzclk), .SR(x_9__N_193), .Q(ypos[9]));   /* synthesis lineinfo="@2(60[9],60[10])"*/
    defparam y_84__i9.REGSET = "RESET";
    defparam y_84__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i5 (.D(x_9__N_183[5]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[5]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i5.REGSET = "RESET";
    defparam x__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i2 (.D(x_9__N_183[2]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[2]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i2.REGSET = "RESET";
    defparam x__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i1 (.D(x_9__N_183[1]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[1]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i1.REGSET = "RESET";
    defparam x__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i0 (.D(x_9__N_183[0]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[0]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i0.REGSET = "RESET";
    defparam x__i0.SRMODE = "CE_OVER_LSR";
    FA2 sub_40_add_2_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(VCC_net), 
        .D0(n2333), .CI0(n2333), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n4517), .CI1(n4517), .CO0(n4517), .S0(n57_adj_239[9]));
    defparam sub_40_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 mod_12_add_354_11 (.A0(GND_net), .B0(n114), .C0(GND_net), .D0(n2387), 
        .CI0(n2387), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n4508), 
        .CI1(n4508), .CO0(n4508), .S0(n508[9]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_11.INIT0 = "0xc33c";
    defparam mod_12_add_354_11.INIT1 = "0xc33c";
    FA2 sub_40_add_2_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(VCC_net), 
        .D0(n2331), .CI0(n2331), .A1(GND_net), .B1(xpos[8]), .C1(VCC_net), 
        .D1(n4514), .CI1(n4514), .CO0(n4514), .CO1(n2333), .S0(n57_adj_239[7]), 
        .S1(n57_adj_239[8]));
    defparam sub_40_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_40_add_2_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(VCC_net), 
        .D0(n2329), .CI0(n2329), .A1(GND_net), .B1(xpos[6]), .C1(VCC_net), 
        .D1(n4511), .CI1(n4511), .CO0(n4511), .CO1(n2331), .S0(n57_adj_239[5]), 
        .S1(n57_adj_239[6]));
    defparam sub_40_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 mod_12_add_354_9 (.A0(GND_net), .B0(n57[7]), .C0(VCC_net), .D0(n2385), 
        .CI0(n2385), .A1(GND_net), .B1(n115), .C1(VCC_net), .D1(n4505), 
        .CI1(n4505), .CO0(n4505), .CO1(n2387), .S0(n508[7]), .S1(n508[8]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_9.INIT0 = "0xc33c";
    defparam mod_12_add_354_9.INIT1 = "0xc33c";
    FA2 mod_12_add_354_7 (.A0(GND_net), .B0(n57[5]), .C0(GND_net), .D0(n2383), 
        .CI0(n2383), .A1(GND_net), .B1(n57[6]), .C1(GND_net), .D1(n4502), 
        .CI1(n4502), .CO0(n4502), .CO1(n2385), .S0(n508[5]), .S1(n508[6]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_7.INIT0 = "0xc33c";
    defparam mod_12_add_354_7.INIT1 = "0xc33c";
    FA2 sub_40_add_2_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(VCC_net), 
        .D0(n2327), .CI0(n2327), .A1(GND_net), .B1(xpos[4]), .C1(VCC_net), 
        .D1(n4496), .CI1(n4496), .CO0(n4496), .CO1(n2329), .S0(n57_adj_239[3]), 
        .S1(n57_adj_239[4]));
    defparam sub_40_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 mod_12_add_354_5 (.A0(GND_net), .B0(n57[3]), .C0(GND_net), .D0(n2381), 
        .CI0(n2381), .A1(GND_net), .B1(n57[4]), .C1(GND_net), .D1(n4487), 
        .CI1(n4487), .CO0(n4487), .CO1(n2383), .S0(n508[3]), .S1(n508[4]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_5.INIT0 = "0xc33c";
    defparam mod_12_add_354_5.INIT1 = "0xc33c";
    FA2 mod_12_add_354_3 (.A0(GND_net), .B0(n57[1]), .C0(GND_net), .D0(n2379), 
        .CI0(n2379), .A1(GND_net), .B1(n57[2]), .C1(GND_net), .D1(n4484), 
        .CI1(n4484), .CO0(n4484), .CO1(n2381), .S0(n508[1]), .S1(n508[2]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_3.INIT0 = "0xc33c";
    defparam mod_12_add_354_3.INIT1 = "0xc33c";
    FA2 mod_12_add_354_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n57[0]), .C1(VCC_net), .D1(n4481), .CI1(n4481), .CO0(n4481), 
        .CO1(n2379), .S1(n508[0]));   /* synthesis lineinfo="@2(35[11],35[16])"*/
    defparam mod_12_add_354_1.INIT0 = "0xc33c";
    defparam mod_12_add_354_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i7 (.D(x_9__N_183[7]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[7]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i7.REGSET = "RESET";
    defparam x__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ x__i6 (.D(x_9__N_183[6]), 
            .SP(n1219), .CK(internal60hzclk), .SR(x_9__N_193), .Q(xpos[6]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam x__i6.REGSET = "RESET";
    defparam x__i6.SRMODE = "CE_OVER_LSR";
    FA2 sub_40_add_2_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(VCC_net), 
        .D0(n2325), .CI0(n2325), .A1(GND_net), .B1(xpos[2]), .C1(VCC_net), 
        .D1(n4493), .CI1(n4493), .CO0(n4493), .CO1(n2327), .S0(n57_adj_239[1]), 
        .S1(n57_adj_239[2]));
    defparam sub_40_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_40_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(xpos[0]), .C1(VCC_net), .D1(n4490), .CI1(n4490), 
        .CO0(n4490), .CO1(n2325), .S1(n57_adj_239[0]));
    defparam sub_40_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_40_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i7_4_lut (.A(n43_adj_238[6]), 
            .B(n57_adj_239[6]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[6]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i7_4_lut.INIT = "0xcafa";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 mux_14_i8_4_lut (.A(n43_adj_238[7]), 
            .B(n57_adj_239[7]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[7]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i8_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i1_4_lut (.A(n43_adj_238[0]), 
            .B(n57_adj_239[0]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[0]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i1_4_lut.INIT = "0xcafa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i2_4_lut (.A(n43_adj_238[1]), 
            .B(n57_adj_239[1]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[1]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i2_4_lut.INIT = "0xcafa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i3_4_lut (.A(n43_adj_238[2]), 
            .B(n57_adj_239[2]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[2]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i3_4_lut.INIT = "0xcafa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 mux_14_i6_4_lut (.A(n43_adj_238[5]), 
            .B(n57_adj_239[5]), .C(\controller_buttons_signal[1] ), .D(n19), 
            .Z(x_9__N_183[5]));   /* synthesis lineinfo="@2(28[5],38[11])"*/
    defparam mux_14_i6_4_lut.INIT = "0xcafa";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i3_3_lut (.A(n1159), .B(yVelocity[3]), 
            .C(yVelocity[2]), .Z(n8));   /* synthesis lineinfo="@2(52[4],58[11])"*/
    defparam i3_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+((D)+!C))+!A !(B+((D)+!C)))" *) LUT4 i1_4_lut (.A(yVelocity[4]), 
            .B(yVelocity[1]), .C(n8), .D(yVelocity[0]), .Z(yVelocity_4__N_207[4]));
    defparam i1_4_lut.INIT = "0xaa9a";
    (* lut_function="(A (B+(C))+!A !(B+(C)))" *) LUT4 i1_3_lut (.A(yVelocity[3]), 
            .B(n175[2]), .C(n4), .Z(yVelocity_4__N_207[3]));
    defparam i1_3_lut.INIT = "0xa9a9";
    (* lut_function="((B+(C))+!A)" *) LUT4 i104_2_lut_3_lut_3_lut (.A(n1159), 
            .B(yVelocity[0]), .C(yVelocity[1]), .Z(n4));   /* synthesis lineinfo="@2(52[4],58[11])"*/
    defparam i104_2_lut_3_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!(A (B (C))+!A (B (C)+!B !(C))))" *) LUT4 i1_2_lut_3_lut (.A(\controller_buttons_signal[7] ), 
            .B(n1159), .C(yVelocity[0]), .Z(yVelocity_4__N_207[0]));   /* synthesis lineinfo="@2(52[4],58[11])"*/
    defparam i1_2_lut_3_lut.INIT = "0x3e3e";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A (C (D)+!C !(D)))" *) LUT4 i1_2_lut_4_lut (.A(\controller_buttons_signal[7] ), 
            .B(n1159), .C(yVelocity[2]), .D(n4), .Z(yVelocity_4__N_207[2]));
    defparam i1_2_lut_4_lut.INIT = "0xf20d";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=19, LSE_LLINE=105, LSE_RLINE=105 *) FD1P3XZ yVelocity__i0 (.D(yVelocity_4__N_207[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_193), .Q(yVelocity[0]));   /* synthesis lineinfo="@2(20[2],63[9])"*/
    defparam yVelocity__i0.REGSET = "RESET";
    defparam yVelocity__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module controller
//

module controller (input GND_net, output \controller_buttons_signal[7] , 
            output controller_latch_c, output controller_clock_c, output x_9__N_193, 
            output \controller_buttons_signal[1] , input controller_in_c, 
            output \controller_buttons_signal[0] , output up_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@1(24[8],24[11])"*/
    (* is_clock=1 *) wire controller_latch_c;   /* synthesis lineinfo="@5(15[4],15[20])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@5(16[4],16[20])"*/
    
    wire VCC_net;
    wire [20:0]n89;
    
    wire n21, counter_20__N_51, n2364, n4586;
    wire [20:0]counter;   /* synthesis lineinfo="@1(25[8],25[15])"*/
    
    wire n1200, n2362, n4583, n2360, n4580, n3108, n2358, n4577, 
        n2356, n4574, n2354, n4571, n10;
    wire [7:0]output_7__N_1;
    
    wire n2352, n4568, n9, n2350, n4565;
    wire [7:0]shift;   /* synthesis lineinfo="@1(27[8],27[13])"*/
    
    wire n3110, n28, n2348, n4562, n3342, n36, n10_adj_212, n14, 
        n2346, n4559, n20, n4457, GND_net_c;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n21));
    defparam counter_81__i1.REGSET = "RESET";
    defparam counter_81__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i5 (.D(output_7__N_1[7]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[7] ));   /* synthesis lineinfo="@1(58[1],60[8])"*/
    defparam output_i5.REGSET = "RESET";
    defparam output_i5.SRMODE = "CE_OVER_LSR";
    FA2 counter_81_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n2364), .CI0(n2364), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n4586), .CI1(n4586), .CO0(n4586), .S0(n89[19]), .S1(n89[20]));
    defparam counter_81_add_4_21.INIT0 = "0xc33c";
    defparam counter_81_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(counter[16]), .B(counter[15]), 
            .Z(n1200));
    defparam i1_2_lut.INIT = "0xeeee";
    FA2 counter_81_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n2362), .CI0(n2362), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n4583), .CI1(n4583), .CO0(n4583), .CO1(n2364), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_81_add_4_19.INIT0 = "0xc33c";
    defparam counter_81_add_4_19.INIT1 = "0xc33c";
    FA2 counter_81_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n2360), .CI0(n2360), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n4580), .CI1(n4580), .CO0(n4580), .CO1(n2362), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_81_add_4_17.INIT0 = "0xc33c";
    defparam counter_81_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_8 (.A(counter[10]), .B(counter[9]), 
            .Z(n3108));
    defparam i1_2_lut_adj_8.INIT = "0x8888";
    FA2 counter_81_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n2358), .CI0(n2358), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n4577), .CI1(n4577), .CO0(n4577), .CO1(n2360), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_81_add_4_15.INIT0 = "0xc33c";
    defparam counter_81_add_4_15.INIT1 = "0xc33c";
    FA2 counter_81_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n2356), .CI0(n2356), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n4574), .CI1(n4574), .CO0(n4574), .CO1(n2358), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_81_add_4_13.INIT0 = "0xc33c";
    defparam counter_81_add_4_13.INIT1 = "0xc33c";
    FA2 counter_81_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n2354), .CI0(n2354), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n4571), .CI1(n4571), .CO0(n4571), .CO1(n2356), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_81_add_4_11.INIT0 = "0xc33c";
    defparam counter_81_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[4]), .B(counter[3]), 
            .C(counter[2]), .D(counter[6]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i4 (.D(output_7__N_1[4]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(x_9__N_193));   /* synthesis lineinfo="@1(58[1],60[8])"*/
    defparam output_i4.REGSET = "RESET";
    defparam output_i4.SRMODE = "CE_OVER_LSR";
    FA2 counter_81_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n2352), .CI0(n2352), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n4568), .CI1(n4568), .CO0(n4568), .CO1(n2354), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_81_add_4_9.INIT0 = "0xc33c";
    defparam counter_81_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    FA2 counter_81_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n2350), .CI0(n2350), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n4565), .CI1(n4565), .CO0(n4565), .CO1(n2352), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_81_add_4_7.INIT0 = "0xc33c";
    defparam counter_81_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i1_1_lut (.A(shift[0]), 
            .Z(output_7__N_1[0]));   /* synthesis lineinfo="@1(59[15],59[20])"*/
    defparam shift_7__I_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n3108), 
            .B(n9), .C(counter[8]), .D(n10), .Z(n3110));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i230_4_lut (.A(n3110), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i230_4_lut.INIT = "0xfcec";
    FA2 counter_81_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n2348), .CI0(n2348), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n4562), .CI1(n4562), .CO0(n4562), .CO1(n2350), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_81_add_4_5.INIT0 = "0xc33c";
    defparam counter_81_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(counter[8]), 
            .B(counter[14]), .C(n3342), .D(counter[17]), .Z(controller_clock_c));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i214_4_lut (.A(n28), 
            .B(counter[17]), .C(n1200), .D(counter[14]), .Z(n36));
    defparam i214_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i213_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_20__N_51));
    defparam i213_4_lut.INIT = "0xccc8";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i2 (.D(output_7__N_1[1]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[1] ));   /* synthesis lineinfo="@1(58[1],60[8])"*/
    defparam output_i2.REGSET = "RESET";
    defparam output_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i2_1_lut (.A(shift[1]), 
            .Z(output_7__N_1[1]));   /* synthesis lineinfo="@1(59[15],59[20])"*/
    defparam shift_7__I_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i5_1_lut (.A(shift[4]), 
            .Z(output_7__N_1[4]));   /* synthesis lineinfo="@1(59[15],59[20])"*/
    defparam shift_7__I_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[15]), .B(counter[16]), 
            .Z(n10_adj_212));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[17]), .B(counter[12]), 
            .C(counter[14]), .D(n3108), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[11]), .B(n14), 
            .C(n10_adj_212), .D(counter[13]), .Z(controller_latch_c));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i8_1_lut (.A(shift[7]), 
            .Z(output_7__N_1[7]));   /* synthesis lineinfo="@1(59[15],59[20])"*/
    defparam shift_7__I_0_i8_1_lut.INIT = "0x5555";
    FA2 counter_81_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n2346), 
        .CI0(n2346), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n4559), 
        .CI1(n4559), .CO0(n4559), .CO1(n2348), .S0(n89[1]), .S1(n89[2]));
    defparam counter_81_add_4_3.INIT0 = "0xc33c";
    defparam counter_81_add_4_3.INIT1 = "0xc33c";
    FA2 counter_81_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n4457), .CI1(n4457), 
        .CO0(n4457), .CO1(n2346), .S1(n89[0]));
    defparam counter_81_add_4_1.INIT0 = "0xc33c";
    defparam counter_81_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));   /* synthesis lineinfo="@1(45[1],54[8])"*/
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i1 (.D(output_7__N_1[0]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[0] ));   /* synthesis lineinfo="@1(58[1],60[8])"*/
    defparam output_i1.REGSET = "RESET";
    defparam output_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n20));
    defparam counter_81__i2.REGSET = "RESET";
    defparam counter_81__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[2]));
    defparam counter_81__i3.REGSET = "RESET";
    defparam counter_81__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[3]));
    defparam counter_81__i4.REGSET = "RESET";
    defparam counter_81__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[4]));
    defparam counter_81__i5.REGSET = "RESET";
    defparam counter_81__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[5]));
    defparam counter_81__i6.REGSET = "RESET";
    defparam counter_81__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[6]));
    defparam counter_81__i7.REGSET = "RESET";
    defparam counter_81__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[7]));
    defparam counter_81__i8.REGSET = "RESET";
    defparam counter_81__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[8]));
    defparam counter_81__i9.REGSET = "RESET";
    defparam counter_81__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[9]));
    defparam counter_81__i10.REGSET = "RESET";
    defparam counter_81__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[10]));
    defparam counter_81__i11.REGSET = "RESET";
    defparam counter_81__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[11]));
    defparam counter_81__i12.REGSET = "RESET";
    defparam counter_81__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[12]));
    defparam counter_81__i13.REGSET = "RESET";
    defparam counter_81__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[13]));
    defparam counter_81__i14.REGSET = "RESET";
    defparam counter_81__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[14]));
    defparam counter_81__i15.REGSET = "RESET";
    defparam counter_81__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[15]));
    defparam counter_81__i16.REGSET = "RESET";
    defparam counter_81__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[16]));
    defparam counter_81__i17.REGSET = "RESET";
    defparam counter_81__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[17]));
    defparam counter_81__i18.REGSET = "RESET";
    defparam counter_81__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[18]));
    defparam counter_81__i19.REGSET = "RESET";
    defparam counter_81__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[19]));
    defparam counter_81__i20.REGSET = "RESET";
    defparam counter_81__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_81__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[20]));
    defparam counter_81__i21.REGSET = "RESET";
    defparam counter_81__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B output_i3 (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(output_7__N_1[3]), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(controller_latch_c), 
            .PADDO(up_c));   /* synthesis lineinfo="@1(58[1],60[8])"*/
    defparam output_i3.LATCHIN = "LATCH_REG";
    defparam output_i3.DDROUT = "NO";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i4_1_lut (.A(shift[3]), 
            .Z(output_7__N_1[3]));   /* synthesis lineinfo="@1(59[15],59[20])"*/
    defparam shift_7__I_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2644_3_lut_4_lut (.A(counter[16]), 
            .B(counter[15]), .C(counter[12]), .D(counter[13]), .Z(n3342));
    defparam i2644_3_lut_4_lut.INIT = "0xfffe";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));   /* synthesis lineinfo="@5(84[18],84[28])"*/
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule
