Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 27 22:31:34 2025
| Host         : DESKTOP-5KDKKP9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ubtn/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ufnd/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.424        0.000                      0                  366        0.102        0.000                      0                  366        3.750        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.424        0.000                      0                  366        0.102        0.000                      0                  366        3.750        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.087ns (32.784%)  route 4.279ns (67.216%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           0.946     9.318    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.442 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.714    10.157    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  u_sen/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.444    10.725    u_sen/FSM_sequential_state[3]_i_5_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  u_sen/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.591    11.440    u_sen/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X59Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.844    u_sen/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.864    u_sen/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.087ns (32.784%)  route 4.279ns (67.216%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           0.946     9.318    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.442 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.714    10.157    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  u_sen/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.444    10.725    u_sen/FSM_sequential_state[3]_i_5_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  u_sen/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.591    11.440    u_sen/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X59Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.844    u_sen/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.864    u_sen/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 2.317ns (36.290%)  route 4.068ns (63.710%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           1.119     9.491    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.152     9.643 r  u_sen/FSM_sequential_state[3]_i_17/O
                         net (fo=3, routed)           0.723    10.366    u_sen/FSM_sequential_state[3]_i_17_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.326    10.692 r  u_sen/tick_count[1]_i_2/O
                         net (fo=1, routed)           0.643    11.335    u_sen/tick_count[1]_i_2_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.459 r  u_sen/tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.459    u_sen/tick_count[1]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.438    14.779    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
                         clock pessimism              0.295    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.031    15.070    u_sen/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 2.087ns (33.789%)  route 4.090ns (66.211%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           0.946     9.318    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.442 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.714    10.157    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  u_sen/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.444    10.725    u_sen/FSM_sequential_state[3]_i_5_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  u_sen/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.402    11.251    u_sen/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X58Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.844    u_sen/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.864    u_sen/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 2.087ns (33.789%)  route 4.090ns (66.211%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           0.946     9.318    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.442 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.714    10.157    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  u_sen/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.444    10.725    u_sen/FSM_sequential_state[3]_i_5_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  u_sen/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.402    11.251    u_sen/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X58Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.503    14.844    u_sen/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  u_sen/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.864    u_sen/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.317ns (36.681%)  route 4.000ns (63.319%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           1.119     9.491    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.152     9.643 r  u_sen/FSM_sequential_state[3]_i_17/O
                         net (fo=3, routed)           0.598    10.240    u_sen/FSM_sequential_state[3]_i_17_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.566 r  u_sen/tick_count[7]_i_2/O
                         net (fo=3, routed)           0.700    11.267    u_sen/tick_count[7]_i_2_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.391 r  u_sen/tick_count[7]_i_1/O
                         net (fo=1, routed)           0.000    11.391    u_sen/tick_count[7]_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  u_sen/tick_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    u_sen/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  u_sen/tick_count_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.081    15.087    u_sen/tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 u_sen/o_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/led_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.858ns (30.892%)  route 4.156ns (69.108%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.624     5.145    u_sen/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  u_sen/o_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u_sen/o_data_reg_reg[11]/Q
                         net (fo=4, routed)           0.830     6.432    u_sen/o_data_reg_reg_n_0_[11]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.556 f  u_sen/finish_tick_next2__2_carry_i_10/O
                         net (fo=2, routed)           0.999     7.555    u_sen/finish_tick_next2__2_carry_i_10_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.152     7.707 r  u_sen/finish_tick_next2__2_carry__0_i_3/O
                         net (fo=2, routed)           0.609     8.315    u_sen/finish_tick_next2__2_carry__0_i_3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.332     8.647 r  u_sen/finish_tick_next2__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.647    u_sen/finish_tick_next2__2_carry__0_i_7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.894 r  u_sen/finish_tick_next2__2_carry__0/O[0]
                         net (fo=1, routed)           0.306     9.200    u_sen/finish_tick_next2[4]
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.299     9.499 r  u_sen/led_reg_i_5/O
                         net (fo=1, routed)           0.263     9.762    u_sen/led_reg_i_5_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.886 r  u_sen/led_reg_i_4/O
                         net (fo=1, routed)           0.151    10.038    u_sen/led_reg_i_4_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  u_sen/led_reg_i_2/O
                         net (fo=2, routed)           0.998    11.160    u_sen/led_reg_i_2_n_0
    SLICE_X56Y22         FDCE                                         r  u_sen/led_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.439    14.780    u_sen/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u_sen/led_reg_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDCE (Setup_fdce_C_D)       -0.056    14.949    u_sen/led_reg_reg
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.317ns (37.595%)  route 3.846ns (62.405%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           1.119     9.491    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.152     9.643 r  u_sen/FSM_sequential_state[3]_i_17/O
                         net (fo=3, routed)           0.598    10.240    u_sen/FSM_sequential_state[3]_i_17_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.566 r  u_sen/tick_count[7]_i_2/O
                         net (fo=3, routed)           0.547    11.113    u_sen/tick_count[7]_i_2_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.124    11.237 r  u_sen/tick_count[6]_i_1/O
                         net (fo=1, routed)           0.000    11.237    u_sen/tick_count[6]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  u_sen/tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.439    14.780    u_sen/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  u_sen/tick_count_reg[6]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.029    15.047    u_sen/tick_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.317ns (37.643%)  route 3.838ns (62.357%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.239 f  u_sen/next1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.826     8.065    u_sen/p_0_in[8]
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.307     8.372 f  u_sen/data_reg_i_5/O
                         net (fo=6, routed)           1.119     9.491    u_sen/data_reg_i_5_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.152     9.643 r  u_sen/FSM_sequential_state[3]_i_17/O
                         net (fo=3, routed)           0.598    10.240    u_sen/FSM_sequential_state[3]_i_17_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326    10.566 r  u_sen/tick_count[7]_i_2/O
                         net (fo=3, routed)           0.539    11.105    u_sen/tick_count[7]_i_2_n_0
    SLICE_X57Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.229 r  u_sen/tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.229    u_sen/tick_count[0]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  u_sen/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.439    14.780    u_sen/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  u_sen/tick_count_reg[0]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.031    15.049    u_sen/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.211ns (37.064%)  route 3.754ns (62.936%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    u_sen/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  u_sen/tick_count_reg[1]/Q
                         net (fo=3, routed)           0.757     6.287    u_sen/tick_count[1]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.924 r  u_sen/next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.924    u_sen/next1_inferred__1/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  u_sen/next1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    u_sen/next1_inferred__1/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.364 r  u_sen/next1_inferred__1/i__carry__1/O[1]
                         net (fo=4, routed)           0.676     8.040    u_sen/p_0_in[10]
    SLICE_X57Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.346 f  u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=5, routed)           0.895     9.241    u_sen/FSM_sequential_state[3]_i_24_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.365 f  u_sen/tick_count[13]_i_3/O
                         net (fo=1, routed)           0.687    10.052    u_sen/tick_count[13]_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.176 f  u_sen/tick_count[13]_i_2/O
                         net (fo=9, routed)           0.740    10.916    u_sen/tick_count[13]_i_2_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I3_O)        0.124    11.040 r  u_sen/tick_count[2]_i_1/O
                         net (fo=1, routed)           0.000    11.040    u_sen/tick_count[2]_i_1_n_0
    SLICE_X55Y20         FDCE                                         r  u_sen/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    u_sen/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  u_sen/tick_count_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y20         FDCE (Setup_fdce_C_D)        0.029    15.036    u_sen/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMS32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMS32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.284     1.895    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X64Y20         RAMS32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMS32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.793    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uuart_clock/uclock_Tx/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.050%)  route 0.159ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.468    uuart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  uuart_clock/uclock_Tx/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uuart_clock/uclock_Tx/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.159     1.768    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/DIB0
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.855     1.982    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y20         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.629    uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.068%)  route 0.217ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    uuart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=19, routed)          0.217     1.815    uuart_clock/utx2/uregister/ram_reg_0_15_6_7/ADDRD3
    SLICE_X64Y19         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.856     1.983    uuart_clock/utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y19         RAMD32                                       r  uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y19         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.671    uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y25   u_sen/io_state_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y22   u_sen/led_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y26   u_sen/o_data_reg_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y27   u_sen/o_data_reg_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y25   u_sen/o_data_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y27   u_sen/o_data_reg_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y26   u_sen/o_data_reg_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y26   u_sen/o_data_reg_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y26   u_sen/o_data_reg_reg[23]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y19   uuart_clock/utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y20   uuart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK



