Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     5.222       0.000              0           1166
 DebugCore_JCLK         DebugCore_JCLK              23.339       0.000              0           2734
 DebugCore_CAPTURE      DebugCore_JCLK              19.864       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE           47.855       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.255       0.000              0           1166
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           2734
 DebugCore_CAPTURE      DebugCore_JCLK              24.748       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE            0.263       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     7.259       0.000              0            276
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.607       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     6.602       0.000              0           1166
 DebugCore_JCLK         DebugCore_JCLK              23.814       0.000              0           2734
 DebugCore_CAPTURE      DebugCore_JCLK              21.349       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE           48.432       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.197       0.000              0           1166
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           2734
 DebugCore_CAPTURE      DebugCore_JCLK              24.968       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE            0.441       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     7.984       0.000              0            276
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 free_clk               free_clk                     0.463       0.000              0            276
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

