
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 c9555c9ade, g++ 9.3.0 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: ./uart_transmitter.v
Parsing formal SystemVerilog input from `./uart_transmitter.v' to AST representation.
Storing AST representation for module `$abstract\uart_transmitter'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_transmitter'.
Generating RTLIL representation for module `\uart_transmitter'.

2.2.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

2.2.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removing unused module `$abstract\uart_transmitter'.
Removed 1 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$./uart_transmitter.v:106$62 in module uart_transmitter.
Marked 2 switch rules as full_case in process $proc$./uart_transmitter.v:68$58 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:60$53 in module uart_transmitter.
Marked 2 switch rules as full_case in process $proc$./uart_transmitter.v:46$50 in module uart_transmitter.
Removed 1 dead cases from process $proc$./uart_transmitter.v:21$47 in module uart_transmitter.
Marked 3 switch rules as full_case in process $proc$./uart_transmitter.v:21$47 in module uart_transmitter.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 55 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$290'.
  Set init value: $formal$./uart_transmitter.v:179$46_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$288'.
  Set init value: $formal$./uart_transmitter.v:178$45_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$286'.
  Set init value: $formal$./uart_transmitter.v:177$44_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$284'.
  Set init value: $formal$./uart_transmitter.v:170$43_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$282'.
  Set init value: $formal$./uart_transmitter.v:168$42_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$280'.
  Set init value: $formal$./uart_transmitter.v:166$41_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$278'.
  Set init value: $formal$./uart_transmitter.v:164$40_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$276'.
  Set init value: $formal$./uart_transmitter.v:162$39_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$274'.
  Set init value: $formal$./uart_transmitter.v:160$38_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$272'.
  Set init value: $formal$./uart_transmitter.v:155$37_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$270'.
  Set init value: $formal$./uart_transmitter.v:154$36_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$268'.
  Set init value: $formal$./uart_transmitter.v:153$35_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$266'.
  Set init value: $formal$./uart_transmitter.v:149$34_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$264'.
  Set init value: $formal$./uart_transmitter.v:148$33_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$262'.
  Set init value: $formal$./uart_transmitter.v:147$32_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$260'.
  Set init value: $formal$./uart_transmitter.v:145$31_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$258'.
  Set init value: $formal$./uart_transmitter.v:140$30_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$256'.
  Set init value: $formal$./uart_transmitter.v:139$29_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$254'.
  Set init value: $formal$./uart_transmitter.v:138$28_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$252'.
  Set init value: $formal$./uart_transmitter.v:134$27_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$250'.
  Set init value: $formal$./uart_transmitter.v:133$26_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$248'.
  Set init value: $formal$./uart_transmitter.v:132$25_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$246'.
  Set init value: $formal$./uart_transmitter.v:126$24_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$244'.
  Set init value: $formal$./uart_transmitter.v:119$23_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$242'.
  Set init value: $formal$./uart_transmitter.v:118$22_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$240'.
  Set init value: $formal$./uart_transmitter.v:117$21_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$238'.
  Set init value: $formal$./uart_transmitter.v:114$20_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$236'.
  Set init value: $formal$./uart_transmitter.v:108$19_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:0$234'.
  Set init value: $formal$./uart_transmitter.v:107$18_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:105$233'.
  Set init value: \r_PAST_VALID = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:17$232'.
  Set init value: \r_NEXT_STATE = 2'00
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:16$231'.
  Set init value: \r_CURRENT_STATE = 2'00

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$290'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$288'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$286'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$284'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$282'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$280'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$278'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$276'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$274'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$272'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$270'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$268'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$266'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$264'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$262'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$260'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$258'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$256'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$254'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$252'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$250'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$248'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$246'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$244'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$242'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$240'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$238'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$236'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:0$234'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:105$233'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:17$232'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:16$231'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
     1/54: $0$formal$./uart_transmitter.v:114$20_EN[0:0]$85
     2/54: $0$formal$./uart_transmitter.v:114$20_CHECK[0:0]$84
     3/54: $0$formal$./uart_transmitter.v:117$21_EN[0:0]$87
     4/54: $0$formal$./uart_transmitter.v:117$21_CHECK[0:0]$86
     5/54: $0$formal$./uart_transmitter.v:118$22_EN[0:0]$89
     6/54: $0$formal$./uart_transmitter.v:118$22_CHECK[0:0]$88
     7/54: $0$formal$./uart_transmitter.v:119$23_EN[0:0]$91
     8/54: $0$formal$./uart_transmitter.v:119$23_CHECK[0:0]$90
     9/54: $0$formal$./uart_transmitter.v:126$24_EN[0:0]$93
    10/54: $0$formal$./uart_transmitter.v:126$24_CHECK[0:0]$92
    11/54: $0$formal$./uart_transmitter.v:132$25_EN[0:0]$95
    12/54: $0$formal$./uart_transmitter.v:132$25_CHECK[0:0]$94
    13/54: $0$formal$./uart_transmitter.v:133$26_EN[0:0]$97
    14/54: $0$formal$./uart_transmitter.v:133$26_CHECK[0:0]$96
    15/54: $0$formal$./uart_transmitter.v:134$27_EN[0:0]$99
    16/54: $0$formal$./uart_transmitter.v:134$27_CHECK[0:0]$98
    17/54: $0$formal$./uart_transmitter.v:138$28_EN[0:0]$101
    18/54: $0$formal$./uart_transmitter.v:138$28_CHECK[0:0]$100
    19/54: $0$formal$./uart_transmitter.v:139$29_EN[0:0]$103
    20/54: $0$formal$./uart_transmitter.v:139$29_CHECK[0:0]$102
    21/54: $0$formal$./uart_transmitter.v:140$30_EN[0:0]$105
    22/54: $0$formal$./uart_transmitter.v:140$30_CHECK[0:0]$104
    23/54: $0$formal$./uart_transmitter.v:145$31_EN[0:0]$107
    24/54: $0$formal$./uart_transmitter.v:145$31_CHECK[0:0]$106
    25/54: $0$formal$./uart_transmitter.v:147$32_EN[0:0]$109
    26/54: $0$formal$./uart_transmitter.v:147$32_CHECK[0:0]$108
    27/54: $0$formal$./uart_transmitter.v:148$33_EN[0:0]$111
    28/54: $0$formal$./uart_transmitter.v:148$33_CHECK[0:0]$110
    29/54: $0$formal$./uart_transmitter.v:149$34_EN[0:0]$113
    30/54: $0$formal$./uart_transmitter.v:149$34_CHECK[0:0]$112
    31/54: $0$formal$./uart_transmitter.v:153$35_EN[0:0]$115
    32/54: $0$formal$./uart_transmitter.v:153$35_CHECK[0:0]$114
    33/54: $0$formal$./uart_transmitter.v:154$36_EN[0:0]$117
    34/54: $0$formal$./uart_transmitter.v:154$36_CHECK[0:0]$116
    35/54: $0$formal$./uart_transmitter.v:155$37_EN[0:0]$119
    36/54: $0$formal$./uart_transmitter.v:155$37_CHECK[0:0]$118
    37/54: $0$formal$./uart_transmitter.v:160$38_EN[0:0]$121
    38/54: $0$formal$./uart_transmitter.v:160$38_CHECK[0:0]$120
    39/54: $0$formal$./uart_transmitter.v:162$39_EN[0:0]$123
    40/54: $0$formal$./uart_transmitter.v:162$39_CHECK[0:0]$122
    41/54: $0$formal$./uart_transmitter.v:164$40_EN[0:0]$125
    42/54: $0$formal$./uart_transmitter.v:164$40_CHECK[0:0]$124
    43/54: $0$formal$./uart_transmitter.v:166$41_EN[0:0]$127
    44/54: $0$formal$./uart_transmitter.v:166$41_CHECK[0:0]$126
    45/54: $0$formal$./uart_transmitter.v:168$42_EN[0:0]$129
    46/54: $0$formal$./uart_transmitter.v:168$42_CHECK[0:0]$128
    47/54: $0$formal$./uart_transmitter.v:170$43_EN[0:0]$131
    48/54: $0$formal$./uart_transmitter.v:170$43_CHECK[0:0]$130
    49/54: $0$formal$./uart_transmitter.v:177$44_EN[0:0]$133
    50/54: $0$formal$./uart_transmitter.v:177$44_CHECK[0:0]$132
    51/54: $0$formal$./uart_transmitter.v:178$45_EN[0:0]$135
    52/54: $0$formal$./uart_transmitter.v:178$45_CHECK[0:0]$134
    53/54: $0$formal$./uart_transmitter.v:179$46_EN[0:0]$137
    54/54: $0$formal$./uart_transmitter.v:179$46_CHECK[0:0]$136
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:68$58'.
     1/3: $0\r_DATA_REG[7:0]
     2/3: $0\o_TX[0:0]
     3/3: $0\o_TX_BUSY[0:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:60$53'.
     1/1: $0\r_BIT_COUNT[3:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:46$50'.
     1/1: $0\r_CURRENT_STATE[1:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:21$47'.
     1/3: $3\r_NEXT_STATE[1:0]
     2/3: $2\r_NEXT_STATE[1:0]
     3/3: $1\r_NEXT_STATE[1:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\uart_transmitter.\r_NEXT_STATE' from process `\uart_transmitter.$proc$./uart_transmitter.v:21$47'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\uart_transmitter.\r_PAST_VALID' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:108$1$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:111$2$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:113$3$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:116$4$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:125$5$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:128$6$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:131$7$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:137$8$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$9$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:146$10$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:150$11$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:152$12$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:156$13$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:176$14$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:178$15$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:179$16$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:180$17$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:107$18_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:107$18_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:108$19_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:108$19_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:114$20_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:114$20_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:117$21_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:117$21_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:118$22_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:118$22_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:119$23_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:119$23_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:126$24_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:126$24_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:132$25_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:132$25_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:133$26_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:133$26_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:134$27_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:134$27_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:138$28_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:138$28_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:139$29_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:139$29_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:140$30_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:140$30_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:145$31_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:145$31_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:147$32_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:147$32_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$33_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$33_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:149$34_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:149$34_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:153$35_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:153$35_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:154$36_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:154$36_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$37_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$37_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:160$38_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:160$38_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:162$39_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:162$39_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:164$40_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:164$40_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$41_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$41_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:168$42_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:168$42_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:170$43_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:170$43_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:177$44_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:177$44_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:178$45_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:178$45_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:179$46_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:179$46_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\uart_transmitter.\o_TX_BUSY' using process `\uart_transmitter.$proc$./uart_transmitter.v:68$58'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\uart_transmitter.\o_TX' using process `\uart_transmitter.$proc$./uart_transmitter.v:68$58'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_DATA_REG' using process `\uart_transmitter.$proc$./uart_transmitter.v:68$58'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_BIT_COUNT' using process `\uart_transmitter.$proc$./uart_transmitter.v:60$53'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_CURRENT_STATE' using process `\uart_transmitter.$proc$./uart_transmitter.v:46$50'.
  created $dff cell `$procdff$856' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$290'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$288'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$286'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$284'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$282'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$280'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$278'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$276'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$274'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$272'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$270'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$268'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$266'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$264'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$262'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$260'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$258'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$256'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$254'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$252'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$250'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$248'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$246'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$244'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$242'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$240'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$238'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$236'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:0$234'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:105$233'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:17$232'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:16$231'.
Found and cleaned up 16 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:106$62'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:106$62'.
Found and cleaned up 3 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:68$58'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:68$58'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:60$53'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:60$53'.
Found and cleaned up 2 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:46$50'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:46$50'.
Found and cleaned up 3 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:21$47'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:21$47'.
Cleaned up 25 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~43 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 1 unused cells and 336 unused wires.
<suppressed ~2 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$761.
    dead port 2/2 on $mux $procmux$769.
Removed 2 multiplexer ports.
<suppressed ~60 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
    New ctrl vector for $pmux cell $procmux$724: { $eq$./uart_transmitter.v:115$146_Y $eq$./uart_transmitter.v:166$181_Y $auto$opt_reduce.cc:134:opt_mux$858 }
    New ctrl vector for $pmux cell $procmux$731: { $eq$./uart_transmitter.v:164$179_Y $eq$./uart_transmitter.v:166$181_Y $auto$opt_reduce.cc:134:opt_mux$860 }
    New ctrl vector for $pmux cell $procmux$741: { $eq$./uart_transmitter.v:115$146_Y $auto$opt_reduce.cc:134:opt_mux$862 }
  Optimizing cells in module \uart_transmitter.
Performed a total of 3 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

2.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

2.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
Performed a total of 0 changes.

2.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

2.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.16. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:0$142 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:0$142 ($and).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:137$156 ($eq).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:150$165 ($add).
Removed top 27 bits (of 32) from port Y of cell uart_transmitter.$add$./uart_transmitter.v:150$165 ($add).
Removed top 27 bits (of 32) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:150$166 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:161$174 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:164$179 ($eq).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:0$191 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:0$191 ($and).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$procmux$759 ($mux).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$procmux$767 ($mux).
Removed top 1 bits (of 2) from wire uart_transmitter.$2\r_NEXT_STATE[1:0].
Removed top 27 bits (of 32) from wire uart_transmitter.$add$./uart_transmitter.v:150$165_Y.
Removed top 31 bits (of 32) from wire uart_transmitter.$and$./uart_transmitter.v:0$140_Y.
Removed top 31 bits (of 32) from wire uart_transmitter.$and$./uart_transmitter.v:0$142_Y.

2.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~2 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.12.5. Finished fast OPT passes.

2.13. Printing statistics.

=== uart_transmitter ===

   Number of wires:                270
   Number of wire bits:            327
   Number of public wires:          12
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                294
     $add                            2
     $assert                        23
     $assume                         5
     $cover                          1
     $dff                           59
     $eq                            16
     $logic_and                      8
     $logic_not                      5
     $mux                          162
     $ne                             3
     $not                            3
     $pmux                           4
     $reduce_or                      3

2.14. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

4. Executing ASYNC2SYNC pass.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 14 unused cells and 12 unused wires.
<suppressed ~15 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.3. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec $formal$./uart_transmitter.v:126$24_EN = 1'0 to constant driver in module uart_transmitter.
Promoting init spec $formal$./uart_transmitter.v:177$44_EN = 1'0 to constant driver in module uart_transmitter.
Promoted 2 init specs to constant drivers.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.5. Rerunning OPT passes. (Removed registers in this run.)

7.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.8. Executing OPT_RMDFF pass (remove dff with constant values).

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

7.10. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

9.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removed 0 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing ILANG backend.
Output filename: ../model/design.il

End of script. Logfile hash: d17054f1e4, CPU: user 0.22s system 0.01s, MEM: 14.88 MB peak
Yosys 0.9+1706 (git sha1 c9555c9ade, g++ 9.3.0 -fPIC -Os)
Time spent: 23% 8x opt_clean (0 sec), 20% 7x opt_expr (0 sec), ...
