

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size ec751ca65ac667d7cc2a567959aa3de0  /home/zhouxulin/SIM/test
Extracting PTX file and ptxas options    1: test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/zhouxulin/SIM/test
self exe links to: /home/zhouxulin/SIM/test
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/zhouxulin/SIM/test
Running md5sum using "md5sum /home/zhouxulin/SIM/test "
self exe links to: /home/zhouxulin/SIM/test
Extracting specific PTX file named test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17vec_max_index_kerILi10ELi128EEvPfS0_i : hostFun 0x0x55ad21d2a659, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing test.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiiiE2As" from 0x0 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiiiE2Bs" from 0x1080 to 0x5280 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiiiE2As" from 0x0 to 0x528 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiiiE2Bs" from 0x580 to 0xdc0 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17vec_max_index_kerILi10ELi128EEvPfS0_iE8data_shr" from 0x0 to 0x1400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i' : regs=31, lmem=0, smem=5120, cmem=372
GPGPU-Sim PTX: Kernel '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii' : regs=40, lmem=0, smem=3432, cmem=400
GPGPU-Sim PTX: Kernel '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii' : regs=64, lmem=0, smem=21120, cmem=400
GPGPU-Sim PTX: Kernel '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i' : regs=30, lmem=0, smem=0, cmem=420
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii : hostFun 0x0x55ad21d2a608, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii : hostFun 0x0x55ad21d2a5b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i : hostFun 0x0x55ad21d2a54c, fat_cubin_handle = 1
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228274..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228270..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa22826c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228330..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228258..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228250..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228360..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ad21d2a54c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i' to stream 0, gridDim= (2500,1,1) blockDim = (196,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: CTA/core = 9, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z18batch_conv2d_f_kerILi2ELi2ELi0ELi1ELi28ELi28ELi1EEvPfiiiiPKfiiS2_iiS0_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 70329
gpu_sim_insn = 38710000
gpu_ipc =     550.4131
gpu_tot_sim_cycle = 70329
gpu_tot_sim_insn = 38710000
gpu_tot_ipc =     550.4131
gpu_tot_issued_cta = 2500
gpu_occupancy = 87.8796% 
gpu_tot_occupancy = 87.8796% 
max_total_param_size = 0
gpu_stall_dramfull = 2271763
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.9533
partiton_level_parallism_total  =      17.9533
partiton_level_parallism_util =      19.6358
partiton_level_parallism_util_total  =      19.6358
L2_BW  =     650.3416 GB/Sec
L2_BW_total  =     650.3416 GB/Sec
gpu_total_sim_rate=117659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39432, Miss = 17101, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[1]: Access = 40704, Miss = 17662, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[2]: Access = 39432, Miss = 17140, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[3]: Access = 41976, Miss = 18182, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[4]: Access = 38160, Miss = 16605, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[5]: Access = 40704, Miss = 17672, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[6]: Access = 40704, Miss = 17680, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[7]: Access = 41976, Miss = 18235, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[8]: Access = 39432, Miss = 17125, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[9]: Access = 39432, Miss = 17137, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[10]: Access = 39432, Miss = 17094, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[11]: Access = 39432, Miss = 17152, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[12]: Access = 40704, Miss = 17691, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[13]: Access = 40704, Miss = 17659, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[14]: Access = 38160, Miss = 16598, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[15]: Access = 40704, Miss = 17664, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[16]: Access = 38160, Miss = 16600, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[17]: Access = 40704, Miss = 17672, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[18]: Access = 40704, Miss = 17705, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[19]: Access = 38160, Miss = 16592, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[20]: Access = 39432, Miss = 17144, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[21]: Access = 39432, Miss = 17123, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[22]: Access = 39432, Miss = 17123, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[23]: Access = 40704, Miss = 17631, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[24]: Access = 39432, Miss = 17187, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[25]: Access = 39432, Miss = 17117, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[26]: Access = 40704, Miss = 17682, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[27]: Access = 38160, Miss = 16568, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[28]: Access = 38160, Miss = 16601, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[29]: Access = 39432, Miss = 17082, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[30]: Access = 41976, Miss = 18211, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[31]: Access = 40704, Miss = 17682, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[32]: Access = 39432, Miss = 17098, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[33]: Access = 38160, Miss = 16571, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[34]: Access = 41976, Miss = 18216, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[35]: Access = 41976, Miss = 18157, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[36]: Access = 39432, Miss = 17089, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[37]: Access = 39432, Miss = 17182, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[38]: Access = 39432, Miss = 17125, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[39]: Access = 40704, Miss = 17658, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[40]: Access = 39432, Miss = 17083, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[41]: Access = 39432, Miss = 17112, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[42]: Access = 39432, Miss = 17128, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[43]: Access = 39432, Miss = 17145, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[44]: Access = 38160, Miss = 16589, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 254
	L1D_cache_core[45]: Access = 40704, Miss = 17663, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[46]: Access = 39432, Miss = 17137, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[47]: Access = 39432, Miss = 17135, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[48]: Access = 39432, Miss = 17165, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[49]: Access = 39432, Miss = 17126, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[50]: Access = 40704, Miss = 17688, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[51]: Access = 39432, Miss = 17139, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[52]: Access = 39432, Miss = 17155, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[53]: Access = 39432, Miss = 17150, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[54]: Access = 39432, Miss = 17144, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[55]: Access = 38160, Miss = 16608, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[56]: Access = 39432, Miss = 17109, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 266
	L1D_cache_core[57]: Access = 39432, Miss = 17135, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[58]: Access = 39432, Miss = 17152, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[59]: Access = 39432, Miss = 17092, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[60]: Access = 39432, Miss = 17186, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[61]: Access = 40704, Miss = 17651, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[62]: Access = 38160, Miss = 16565, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[63]: Access = 40704, Miss = 17669, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[64]: Access = 39432, Miss = 17090, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[65]: Access = 39432, Miss = 17148, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[66]: Access = 39432, Miss = 17139, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[67]: Access = 40704, Miss = 17700, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[68]: Access = 39432, Miss = 17100, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[69]: Access = 40704, Miss = 17654, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[70]: Access = 39432, Miss = 17119, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[71]: Access = 39432, Miss = 17121, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[72]: Access = 39432, Miss = 17100, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[73]: Access = 38160, Miss = 16589, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[74]: Access = 38160, Miss = 16563, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[75]: Access = 40704, Miss = 17657, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[76]: Access = 40704, Miss = 17693, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[77]: Access = 39432, Miss = 17122, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[78]: Access = 39432, Miss = 17119, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[79]: Access = 41976, Miss = 18221, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 289
	L1D_total_cache_accesses = 3180000
	L1D_total_cache_misses = 1381074
	L1D_total_cache_miss_rate = 0.4343
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19960
	L1D_cache_data_port_util = 0.349
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1798926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478242
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2900000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 280000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19960
ctas_completed 2500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 
distro:
316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 316, 237, 237, 237, 237, 237, 237, 237, 316, 316, 316, 316, 316, 316, 316, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 
gpgpu_n_tot_thrd_icount = 44240000
gpgpu_n_tot_w_icount = 1382500
gpgpu_n_stall_shd_mem = 2709960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 982640
gpgpu_n_mem_write_global = 280000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11760000
gpgpu_n_store_insn = 1960000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1960000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2709960
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2024356	W0_Idle:153543	W0_Scoreboard:17058517	W1:0	W2:0	W3:0	W4:197500	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1185000
single_issue_nums: WS0:352340	WS1:351471	WS2:349338	WS3:329351	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7861120 {8:982640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11200000 {40:280000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39305600 {40:982640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2240000 {8:280000,}
maxmflatency = 4963 
max_icnt2mem_latency = 3140 
maxmrqlatency = 2086 
max_icnt2sh_latency = 601 
averagemflatency = 1360 
avg_icnt2mem_latency = 544 
avg_mrq_latency = 116 
avg_icnt2sh_latency = 21 
mrq_lat_table:46809 	43166 	32893 	38915 	72221 	218506 	243548 	208089 	105153 	15614 	794 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	86000 	158226 	271979 	466480 	278771 	1184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	196891 	95532 	90630 	123949 	207245 	325227 	206053 	17113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	936675 	106532 	46965 	33311 	29763 	37718 	41984 	29351 	341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	10 	30 	38 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        20        18        17        18        16        17        18        17        18        16        18        17        21        17        16 
dram[1]:        19        19        19        17        17        18        18        21        17        18        18        21        14        17        18        17 
dram[2]:        15        17        16        17        20        16        17        17        21        19        14        20        17        17        18        18 
dram[3]:        16        20        15        17        21        16        14        21        21        16        18        18        18        17        15        17 
dram[4]:        17        21        24        18        21        17        18        17        17        18        15        15        17        18        17        17 
dram[5]:        17        21        18        18        21        17        17        17        20        17        21        14        16        17        15        17 
dram[6]:        15        18        22        22        20        21        18        15        17        16        16        17        15        21        15        17 
dram[7]:        15        17        19        20        20        21        18        18        23        18        17        18        14        21        17        17 
dram[8]:        17        16        18        18        17        16        17        21        18        15        18        16        15        19        15        17 
dram[9]:        19        20        22        17        17        18        16        15        18        18        18        16        15        19        16        17 
dram[10]:        17        18        20        18        17        17        18        17        21        18        18        17        17        17        17        17 
dram[11]:        21        15        19        17        17        17        18        21        21        19        15        18        19        17        18        17 
dram[12]:        17        17        15        14        14        15        17        16        17        15        19        17        14        20        17        17 
dram[13]:        17        15        21        21        17        17        18        17        18        14        15        17        17        18        18        21 
dram[14]:        17        18        19        17        18        18        18        18        18        22        14        17        21        17        17        17 
dram[15]:        15        15        18        17        17        17        17        17        16        17        18        17        21        17        16        19 
dram[16]:        17        18        17        18        17        17        18        14        17        18        15        15        16        18        19        15 
dram[17]:        23        15        20        18        17        17        20        15        18        18        17        16        18        17        21        14 
dram[18]:        20        20        18        20        17        17        21        18        15        17        17        24        16        18        17        17 
dram[19]:        18        19        18        18        18        17        18        18        16        20        21        15        15        18        18        17 
dram[20]:        18        21        15        18        17        18        21        17        17        18        17        16        15        21        19        17 
dram[21]:        21        17        15        21        18        21        21        15        17        18        18        17        17        17        16        18 
dram[22]:        21        17        17        15        16        21        22        18        18        16        16        15        16        17        18        17 
dram[23]:        23        21        15        17        17        19        17        18        15        14        13        17        17        17        17        21 
dram[24]:        18        18        17        15        19        18        18        17        17        22        16        17        19        18        15        18 
dram[25]:        14        17        18        18        17        14        17        17        16        22        14        17        18        18        21        17 
dram[26]:        17        21        15        17        14        20        17        14        15        17        18        17        17        18        14        17 
dram[27]:        18        15        20        17        17        16        16        23        16        21        17        21        17        18        21        18 
dram[28]:        31        17        17        23        17        17        18        18        17        18        18        18        17        21        17        20 
dram[29]:        22        14        16        19        18        19        17        18        16        15        20        14        17        17        17        20 
dram[30]:        19        17        17        21        16        18        21        17        17        17        18        17        15        14        15        21 
dram[31]:        23        17        17        19        16        17        21        18        18        16        18        19        16        15        14        21 
maximum service time to same row:
dram[0]:      5683      5723      6063      5684      5772      5743      5912      5975      5663      5944      5728      5668      5692      5700      5667      5696 
dram[1]:      5670      5715      6031      5672      5732      5700      5734      5922      5949      5926      5931      5663      5702      5678      5664      5694 
dram[2]:      5668      5682      6045      5676      5720      5999      5735      5930      5943      5727      5691      5707      5718      5675      5663      5664 
dram[3]:      5983      5664      6027      5675      5700      5989      5911      5914      5940      5724      5726      5684      5957      5663      5671      5667 
dram[4]:      5997      6025      5683      5981      5983      5915      5676      5907      5668      5686      5663      5722      5667      5688      5956      5968 
dram[5]:      5975      5676      5680      5704      6020      6172      5664      5740      5691      5668      5671      5715      5663      5674      5738      6037 
dram[6]:      6037      5973      5702      5688      6025      6013      5735      5723      5664      5663      5943      5671      5668      5736      5711      5726 
dram[7]:      6029      6041      5700      5683      6009      6064      5712      5692      5667      5704      5948      5663      5668      5716      5679      5965 
dram[8]:      6023      5671      5714      6041      6083      5691      5663      5668      5682      5712      5953      5959      5698      5667      5987      6064 
dram[9]:      5663      6031      5703      5985      6053      5695      5936      5674      5667      5708      6075      5993      5687      5951      5997      6017 
dram[10]:      5667      6035      5726      6316      6007      5715      5934      5683      5671      5919      5956      5957      5670      5690      6111      5991 
dram[11]:      5688      6225      5715      6253      5984      5908      5968      5663      5664      5927      5948      5949      5687      5672      6020      6036 
dram[12]:      5667      5674      5735      5722      5691      5692      5696      5686      5923      5934      5663      5664      6019      5730      5706      5983 
dram[13]:      5672      5692      5716      5674      5957      5948      5703      5688      5918      5936      5667      5668      6171      5711      5732      6037 
dram[14]:      5598      5680      5812      5838      5957      5811      5676      5923      6083      6061      6008      5816      5942      5969      5846      5847 
dram[15]:      5664      5672      6064      5715      5963      5679      5670      5915      5979      5993      6008      5708      5949      5939      5952      5663 
dram[16]:      5691      6040      5679      5715      5747      5919      5739      5912      5934      5668      5683      5935      5684      5740      5667      5670 
dram[17]:      5700      6024      6003      5702      5767      5768      5730      5906      5963      5663      5703      5943      5667      5739      5680      5683 
dram[18]:      5667      5676      6047      6037      5683      5751      5911      5914      5722      5948      5723      5687      5664      5671      5984      5663 
dram[19]:      5672      5668      5670      5690      5703      5736      5916      5919      5926      5961      5679      5691      5949      5695      5663      5674 
dram[20]:      6003      6013      5699      5985      6005      5914      5910      5683      5672      5690      6195      5671      5663      6020      5957      5664 
dram[21]:      5976      5981      5694      5674      6132      5907      5663      5671      5682      5706      5969      5687      6021      5664      5972      5991 
dram[22]:      6000      6064      5682      5678      5746      6041      5670      5735      5663      5674      5939      5949      5706      5995      5727      6021 
dram[23]:      6025      6049      5683      5728      5991      6029      5699      5731      5667      5663      5664      5668      5671      5995      5746      5997 
dram[24]:      5703      5988      5989      5707      6032      5688      5663      5667      5927      5664      5961      6087      5943      5668      5976      5965 
dram[25]:      5985      6037      5707      5999      6069      5670      5672      5663      5977      5682      5953      5993      5700      5676      5995      5955 
dram[26]:      6020      5667      6129      5698      6027      5718      5699      5939      5710      5686      5663      5968      5668      5708      6009      6189 
dram[27]:      6068      5663      6004      5704      5993      5688      5698      5938      5664      5674      5967      5961      5668      5714      5991      6044 
dram[28]:      5668      5739      5676      5663      5683      5703      5672      5915      5943      5936      5664      5671      5732      5767      5959      5698 
dram[29]:      5671      5691      5664      5672      5714      5692      5716      5738      5935      5924      5667      5703      5684      5944      5981      5670 
dram[30]:      5670      5979      5702      5734      5715      5664      5663      5686      5934      6005      5723      6025      5952      5944      5703      5671 
dram[31]:      5663      5726      5687      5993      5743      5940      5670      5682      5964      5930      5720      5664      5708      5699      5711      5668 
average row accesses per activate:
dram[0]:  3.622744  3.600358  3.800377  3.635379  3.715909  3.566243  3.560847  3.887814  3.609712  3.629964  3.736059  3.706100  3.640000  3.632911  3.706865  3.803030 
dram[1]:  3.543210  3.634720  3.816288  3.715867  3.712665  3.639556  3.805293  3.693015  3.737918  3.513135  3.645455  3.520140  3.558511  3.606115  3.641166  3.558511 
dram[2]:  3.614004  3.620504  3.675774  3.702206  3.642593  3.609890  3.869231  3.701107  3.707948  3.615524  3.539683  3.677656  3.619820  3.596774  3.690608  3.563055 
dram[3]:  3.404399  3.570160  3.791353  3.634234  3.752874  3.467372  3.552028  3.614004  3.570410  3.566607  3.653916  3.528169  3.804554  3.475779  3.557522  3.603232 
dram[4]:  3.500000  3.727273  3.600713  3.692870  3.455184  3.603670  3.668488  3.521053  3.582888  3.623870  3.572192  3.749064  3.736059  3.607914  3.601802  3.589286 
dram[5]:  3.466321  3.739292  3.695971  3.636036  3.677903  3.634508  3.725092  3.612903  3.661792  3.550265  3.765478  3.652095  3.688766  3.637681  3.562278  3.575000 
dram[6]:  3.480903  3.781544  3.763060  3.787992  3.595238  3.523298  3.614695  3.772983  3.470588  3.560071  3.641304  3.570410  3.605405  3.528998  3.632246  3.591398 
dram[7]:  3.553004  3.622744  3.843511  3.576241  3.657356  3.653704  3.707182  3.810247  3.734201  3.523726  3.802657  3.596050  3.726766  3.582143  3.558719  3.484375 
dram[8]:  3.585714  3.641304  3.491349  3.574205  3.710775  3.661682  3.648551  3.703499  3.606115  3.591071  3.678899  3.572192  3.523726  3.524561  3.874759  3.691882 
dram[9]:  3.635379  3.719039  3.612903  3.520000  3.724858  3.672897  3.843810  3.577540  3.865125  3.539683  3.652095  3.583929  3.760300  3.645455  3.681985  3.609009 
dram[10]:  3.760300  3.716667  3.587189  3.648015  3.563406  3.675422  3.764486  3.666058  3.641304  3.594982  3.495637  3.612613  3.605027  3.829828  3.583929  3.584973 
dram[11]:  3.667276  3.621622  3.604278  3.702752  3.728653  3.619224  3.889961  3.566372  3.675824  3.743017  3.697417  3.665448  3.648452  3.637024  3.706100  3.538869 
dram[12]:  3.582593  3.689338  3.581851  3.559083  3.657993  3.648045  3.797732  3.610811  3.708487  3.544170  3.637024  3.643636  3.699262  3.641818  3.521053  3.672161 
dram[13]:  3.725417  3.657559  3.677007  3.707721  3.723485  3.659176  3.648551  3.666667  3.678899  3.574733  3.597496  3.610811  3.702403  3.635870  3.601436  3.726766 
dram[14]:  3.739292  3.640145  3.789869  3.709024  3.646840  3.466312  3.553004  3.810606  3.530756  3.599641  3.628159  3.655738  3.519298  3.603232  3.749533  3.746269 
dram[15]:  3.680657  3.558304  3.590747  3.555556  3.598901  3.590826  3.784906  3.831740  3.615524  3.589606  3.647273  3.614414  3.571936  3.790170  3.638839  3.634058 
dram[16]:  3.531690  3.610413  3.641441  3.656364  3.554348  3.552536  3.666058  3.688073  3.708487  3.730983  3.593918  3.597846  3.695572  3.706100  3.645455  3.765478 
dram[17]:  3.600000  3.669708  3.677007  3.577265  3.677903  3.662313  3.670330  3.635870  3.657559  3.704251  3.525483  3.561062  3.677656  3.630435  3.618445  3.658135 
dram[18]:  3.817491  3.544014  3.513937  3.614004  3.669776  3.784200  3.716667  3.803030  3.621622  3.511384  3.723048  3.728625  3.637681  3.600719  3.630435  3.471404 
dram[19]:  3.664234  3.463793  3.690476  3.771107  3.644320  3.590494  3.691743  3.710332  3.549470  3.678832  3.667276  3.692449  3.695572  3.509632  3.656364  3.716667 
dram[20]:  3.641304  3.710332  3.576241  3.544014  3.662942  3.608059  3.608618  3.726766  3.641304  3.736940  3.652095  3.653916  3.617328  3.861538  3.555160  3.573975 
dram[21]:  3.596774  3.694853  3.590747  3.759777  3.701887  3.542190  3.625225  3.589286  3.481802  3.741155  3.737430  3.668498  3.519298  3.599641  3.528070  3.803403 
dram[22]:  3.696133  3.563830  3.709559  3.557319  3.497326  3.560799  3.697974  3.668488  3.632911  3.750466  3.654546  3.604316  3.677064  3.593190  3.597846  3.623870 
dram[23]:  3.753731  3.687500  3.603571  3.612903  3.580292  3.768199  3.765478  3.701658  3.701658  3.707948  3.606822  3.702952  3.574733  3.756554  3.594255  3.693727 
dram[24]:  3.706642  3.667883  3.718232  3.562610  3.516995  3.507118  3.736549  3.627027  3.704797  3.504363  3.719851  3.747663  3.648452  3.538869  3.712963  3.680147 
dram[25]:  3.695413  3.686813  3.653358  3.419355  3.582878  3.648798  3.743017  3.767354  3.696133  3.495652  3.553191  3.811787  3.664234  3.619133  3.646630  3.480000 
dram[26]:  3.710865  3.710332  3.620504  3.437607  3.570909  3.494700  3.693015  3.644283  3.601073  3.596774  3.599641  3.688073  3.659381  3.656934  3.629764  3.461140 
dram[27]:  3.629295  3.592857  3.527874  3.759777  3.513417  3.535842  3.572695  3.792844  3.647913  3.531690  3.560284  3.588551  3.487805  3.507881  3.557726  3.663004 
dram[28]:  3.819734  3.665455  3.479239  3.638989  3.715909  3.565766  3.732342  3.652727  3.758427  3.649091  3.575000  3.498258  3.786793  3.752809  3.597122  3.584973 
dram[29]:  3.635870  3.651543  3.565371  3.740260  3.628466  3.513321  3.750000  3.658182  3.601436  3.561062  3.627486  3.564831  3.763158  3.592129  3.669708  3.770245 
dram[30]:  3.670932  3.636528  3.595366  3.843810  3.570909  3.600365  3.625225  3.659381  3.652727  3.661202  3.620939  3.670932  3.726257  3.668498  3.655738  3.594982 
dram[31]:  3.766355  3.734694  3.580071  3.627027  3.687266  3.541219  3.750466  3.625678  3.638839  3.718518  3.572192  3.669708  3.810247  3.829828  3.590340  3.571429 
average row locality = 1025713/281696 = 3.641205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1922      1925      1926      1922      1873      1876      1927      1926      1924      1927      1929      1922      1922      1924      1922      1925 
dram[1]:      1925      1923      1923      1921      1875      1881      1923      1922      1929      1921      1921      1929      1927      1924      1920      1924 
dram[2]:      1928      1924      1924      1923      1878      1879      1922      1922      1925      1920      1924      1926      1928      1925      1924      1924 
dram[3]:      1925      1923      1924      1925      1872      1875      1924      1928      1921      1924      1925      1922      1922      1924      1931      1925 
dram[4]:      1925      1924      1925      1925      1881      1876      1924      1922      1926      1921      1922      1922      1929      1924      1921      1924 
dram[5]:      1923      1924      1925      1925      1875      1872      1926      1929      1922      1928      1925      1921      1923      1924      1926      1923 
dram[6]:      1920      1922      1922      1926      1875      1876      1925      1924      1924      1930      1929      1921      1920      1925      1927      1924 
dram[7]:      1924      1921      1921      1924      1877      1880      1923      1922      1927      1921      1921      1923      1923      1923      1922      1924 
dram[8]:      1922      1926      1925      1930      1875      1873      1925      1926      1923      1925      1925      1923      1923      1927      1927      1922 
dram[9]:      1927      1927      1922      1928      1873      1877      1928      1920      1922      1923      1921      1925      1925      1924      1922      1922 
dram[10]:      1925      1922      1922      1924      1878      1873      1926      1922      1927      1924      1921      1924      1925      1921      1924      1922 
dram[11]:      1921      1922      1929      1922      1876      1871      1924      1928      1922      1926      1924      1923      1923      1924      1925      1921 
dram[12]:      1928      1921      1920      1925      1878      1871      1924      1921      1927      1923      1923      1922      1923      1922      1924      1926 
dram[13]:      1923      1923      1923      1924      1877      1867      1923      1928      1922      1926      1930      1923      1921      1924      1924      1924 
dram[14]:      1922      1926      1929      1923      1875      1864      1923      1927      1925      1923      1926      1925      1925      1924      1924      1928 
dram[15]:      1930      1928      1923      1922      1876      1870      1923      1920      1922      1922      1921      1926      1930      1923      1923      1926 
dram[16]:      1922      1924      1926      1924      1874      1874      1924      1926      1924      1925      1928      1922      1921      1923      1926      1926 
dram[17]:      1929      1922      1923      1921      1878      1874      1923      1923      1923      1920      1924      1929      1927      1924      1921      1922 
dram[18]:      1924      1926      1922      1922      1879      1876      1923      1923      1924      1922      1921      1925      1926      1924      1922      1923 
dram[19]:      1922      1925      1924      1922      1873      1877      1925      1925      1924      1930      1923      1923      1922      1923      1930      1926 
dram[20]:      1926      1924      1923      1923      1878      1880      1924      1922      1924      1922      1923      1924      1924      1928      1920      1924 
dram[21]:      1922      1923      1926      1927      1874      1884      1927      1925      1924      1925      1925      1922      1923      1924      1929      1928 
dram[22]:      1921      1923      1925      1925      1874      1876      1924      1926      1925      1928      1926      1921      1920      1923      1925      1925 
dram[23]:      1926      1922      1924      1922      1877      1878      1921      1925      1925      1922      1926      1926      1927      1926      1922      1921 
dram[24]:      1921      1922      1927      1930      1875      1881      1925      1929      1926      1924      1923      1922      1923      1925      1925      1926 
dram[25]:      1927      1924      1922      1923      1876      1885      1924      1924      1924      1925      1923      1923      1928      1924      1924      1922 
dram[26]:      1926      1926      1921      1922      1878      1887      1923      1922      1928      1921      1923      1926      1926      1923      1920      1925 
dram[27]:      1920      1924      1929      1925      1877      1883      1925      1929      1927      1923      1927      1923      1921      1923      1924      1922 
dram[28]:      1926      1927      1921      1922      1875      1887      1924      1922      1922      1923      1922      1927      1926      1923      1920      1923 
dram[29]:      1920      1926      1927      1925      1874      1884      1924      1927      1922      1927      1924      1923      1921      1927      1929      1923 
dram[30]:      1922      1923      1925      1927      1875      1881      1924      1925      1922      1924      1925      1926      1921      1924      1927      1927 
dram[31]:      1928      1925      1920      1923      1878      1885      1925      1921      1922      1924      1922      1926      1928      1922      1926      1922 
total dram reads = 982103
bank skew: 1931/1864 = 1.04
chip skew: 30708/30676 = 1.00
number of total write accesses:
dram[0]:       340       336       368       368       356       356       368       336       332       336       324       332       320       340       304       332 
dram[1]:       336       348       368       372       356       352       360       348       328       340       336       324       320       324       316       332 
dram[2]:       340       356       376       364       356       368       360       336       324       332       332       328       324       328       320       328 
dram[3]:       348       348       372       368       348       364       360       340       328       336       324       328       332       340       316       328 
dram[4]:       336       340       380       380       340       352       360       340       336       332       328       320       324       328       312       344 
dram[5]:       336       336       372       372       356       348       372       348       324       340       328       336       320       336       304       316 
dram[6]:       340       344       380       372       352       360       368       348       328       340       324       328       324       332       312       320 
dram[7]:       348       344       372       372       348       372       360       344       328       336       332       320       328       332       312       332 
dram[8]:       344       336       372       372       352       344       356       340       328       344       320       324       328       328       336       316 
dram[9]:       348       340       376       384       360       352       360       348       336       336       336       328       332       324       324       324 
dram[10]:       332       340       376       388       356       344       352       348       332       328       328       324       332       328       332       328 
dram[11]:       340       352       372       384       356       348       364       348       340       336       320       328       320       320       320       328 
dram[12]:       356       344       372       372       360       352       340       332       332       332       324       328       328       324       332       316 
dram[13]:       340       340       368       372       356       348       364       340       332       332       324       324       328       332       328       324 
dram[14]:       344       348       364       364       348       364       352       340       336       328       336       328       324       332       328       320 
dram[15]:       348       344       380       376       356       348       332       336       324       324       340       320       324       328       328       320 
dram[16]:       336       348       380       348       352       348       340       336       344       344       324       328       328       328       316       324 
dram[17]:       348       356       368       372       344       356       324       336       340       336       328       332       324       320       320       316 
dram[18]:       336       348       380       364       352       352       336       340       344       332       328       324       328       312       328       320 
dram[19]:       344       336       364       352       336       348       348       344       340       344       332       328       324       324       324       324 
dram[20]:       336       348       376       360       356       360       344       332       344       324       328       328       320       320       312       324 
dram[21]:       340       348       368       368       352       356       340       340       340       336       328       324       332       324       328       336 
dram[22]:       344       348       372       368       352       344       336       352       336       344       336       332       336       328       316       316 
dram[23]:       344       336       376       376       340       356       344       340       340       336       332       324       328       320       320       324 
dram[24]:       352       352       368       360       364       360       356       336       328       336       328       332       320       312       320       304 
dram[25]:       348       356       364       364       364       356       344       336       332       340       324       328       320       324       312       316 
dram[26]:       356       340       368       356       344       364       344       344       340       344       328       336       332       324       320       316 
dram[27]:       348       352       384       376       348       360       360       340       332       332       324       332       324       320       316       312 
dram[28]:       348       356       360       376       348       368       336       348       340       336       320       324       324       324       320       324 
dram[29]:       348       344       364       364       356       376       344       340       336       340       328       336       324       324       328       316 
dram[30]:       344       352       368       364       356       368       352       336       348       344       324       328       320       316       320       316 
dram[31]:       348       352       368       360       364       364       356       336       332       336       328       340       320       324       324       312 
total dram writes = 174440
bank skew: 388/304 = 1.28
chip skew: 5508/5412 = 1.02
average mf latency per bank:
dram[0]:       1473      1458      1454      1448      1520      1449      1492      1537      1462      1463      1500      1473      1467      1400      1479      1439
dram[1]:       1589      1599      1538      1527      1594      1563      1600      1635      1601      1548      1579      1596      1525      1526      1580      1534
dram[2]:       1453      1424      1440      1411      1463      1506      1462      1527      1467      1460      1475      1455      1422      1419      1451      1440
dram[3]:       1479      1462      1501      1481      1531      1540      1532      1576      1497      1508      1500      1500      1472      1460      1490      1501
dram[4]:       1443      1427      1497      1476      1525      1505      1510      1588      1530      1517      1461      1439      1468      1442      1461      1400
dram[5]:       1550      1569      1646      1588      1643      1680      1658      1718      1665      1632      1606      1558      1613      1553      1597      1542
dram[6]:       1507      1523      1579      1580      1583      1592      1585      1615      1615      1605      1547      1521      1527      1518      1556      1505
dram[7]:       1422      1412      1448      1462      1454      1459      1484      1508      1497      1468      1415      1403      1424      1398      1441      1374
dram[8]:       1505      1491      1532      1505      1562      1557      1564      1630      1562      1568      1493      1517      1521      1525      1492      1528
dram[9]:       1484      1480      1535      1500      1577      1554      1555      1547      1536      1550      1447      1503      1445      1520      1463      1482
dram[10]:       1637      1614      1654      1664      1669      1682      1672      1682      1656      1706      1605      1609      1610      1609      1590      1625
dram[11]:       1487      1456      1493      1505      1525      1559      1527      1573      1522      1543      1460      1505      1470      1494      1522      1499
dram[12]:       1430      1446      1427      1402      1466      1410      1462      1457      1417      1440      1441      1437      1441      1421      1431      1442
dram[13]:       1452      1481      1468      1410      1457      1424      1478      1468      1417      1434      1468      1474      1446      1463      1439      1460
dram[14]:       1548      1547      1556      1509      1603      1558      1617      1601      1547      1548      1562      1555      1574      1517      1526      1558
dram[15]:       1512      1472      1430      1439      1511      1510      1549      1521      1489      1492      1466      1486      1491      1455      1466      1477
dram[16]:       1457      1439      1360      1414      1394      1428      1469      1461      1409      1424      1419      1424      1413      1415      1425      1432
dram[17]:       1335      1358      1326      1318      1320      1353      1397      1379      1322      1366      1341      1334      1333      1340      1354      1352
dram[18]:       1366      1392      1297      1323      1339      1402      1387      1425      1339      1327      1360      1353      1340      1342      1330      1359
dram[19]:       1472      1480      1451      1443      1481      1487      1485      1490      1452      1452      1461      1445      1458      1453      1439      1462
dram[20]:       1287      1253      1312      1306      1332      1346      1393      1379      1337      1344      1271      1291      1292      1303      1277      1264
dram[21]:       1298      1290      1338      1352      1360      1380      1395      1396      1342      1363      1303      1312      1312      1316      1290      1294
dram[22]:       1422      1382      1465      1429      1430      1488      1465      1461      1476      1464      1403      1434      1396      1425      1403      1402
dram[23]:       1388      1396      1481      1422      1461      1486      1457      1492      1452      1477      1374      1390      1410      1387      1390      1365
dram[24]:       1506      1468      1521      1529      1537      1557      1584      1604      1556      1556      1534      1502      1506      1504      1486      1472
dram[25]:       1488      1470      1514      1529      1533      1545      1602      1611      1549      1557      1507      1475      1497      1477      1464      1463
dram[26]:       1481      1535      1534      1526      1529      1506      1588      1575      1545      1537      1508      1506      1498      1516      1501      1505
dram[27]:       1458      1491      1523      1505      1494      1502      1529      1538      1490      1507      1489      1461      1491      1459      1472      1477
dram[28]:       1490      1470      1459      1475      1455      1475      1549      1492      1486      1482      1506      1457      1469      1448      1502      1459
dram[29]:       1655      1634      1608      1635      1638      1614      1684      1682      1616      1628      1649      1596      1627      1590      1672      1618
dram[30]:       1511      1518      1478      1496      1493      1525      1567      1550      1499      1514      1515      1499      1530      1496      1514      1502
dram[31]:       1527      1519      1496      1499      1523      1522      1580      1574      1518      1513      1532      1495      1528      1479      1531      1495
maximum mf latency per bank:
dram[0]:       3875      4081      4232      4331      3835      4189      3772      4096      4055      4162      4250      3780      3942      4017      3999      4026
dram[1]:       3633      3952      3766      3546      3879      3692      3663      3903      3985      3701      3764      3752      3834      3820      4017      3667
dram[2]:       3503      3741      3744      3445      3941      3610      3488      3615      3578      3352      3727      3498      3920      3699      3886      3560
dram[3]:       3898      3920      4068      3712      3926      3764      3821      3881      3826      3750      3727      3562      3799      3867      3890      3797
dram[4]:       4765      4286      4352      4319      4201      4267      4134      4359      4090      4137      4107      4263      4327      4482      4157      4410
dram[5]:       3855      4046      4032      4487      4371      4498      4045      4081      3951      3967      3970      4057      4138      4405      4002      3964
dram[6]:       4079      4009      4559      4108      4443      4039      3989      4006      4028      3897      3992      4280      3869      4068      4062      4197
dram[7]:       4365      4639      4321      4424      4217      4667      4120      4362      4174      4290      4061      4260      4149      4473      4334      4219
dram[8]:       3640      3814      3737      4090      3580      3773      3700      3591      3965      3711      3712      3537      3904      3873      3679      3739
dram[9]:       3733      3840      3973      3990      3749      3795      3778      3614      3927      3633      3886      3718      3624      3650      3763      4112
dram[10]:       3951      3893      4187      4255      4141      3757      4010      3941      3788      3856      4002      3812      4292      4039      3825      3754
dram[11]:       3815      3673      3704      3888      3878      4000      3490      3807      3761      3754      3688      3734      3895      3703      3780      3607
dram[12]:       3623      3303      3336      3501      3494      3299      3245      3402      3401      3239      3482      3734      3663      3362      3439      3695
dram[13]:       3390      3755      3559      3534      3512      3761      3729      3582      3455      3747      3557      3512      3652      3601      3728      3533
dram[14]:       3781      3963      3743      3675      3498      3774      3667      3631      3674      3605      3829      3790      3779      4043      3746      3885
dram[15]:       3741      3721      3712      3785      3581      3588      3648      3558      3659      3538      3533      3711      3624      3612      3521      3823
dram[16]:       3915      3755      3572      3766      4046      3714      3529      3601      4153      3684      3654      3570      3681      3865      3556      3824
dram[17]:       3824      3800      3593      3738      3570      3375      3644      3570      3759      3395      3505      3452      3454      3494      3755      3960
dram[18]:       3640      3783      3672      3560      3702      3400      3358      3531      3363      3447      3826      3382      3609      3400      3455      3880
dram[19]:       3658      3563      3500      3593      3684      3503      3814      3725      3702      3507      3663      3600      3636      3964      3476      3927
dram[20]:       3405      3328      3288      3234      3229      3493      3168      3428      3489      3168      3060      3373      3406      3517      3188      3463
dram[21]:       3582      3871      3828      3599      3708      3721      3763      3509      3746      3885      3791      3465      3729      3679      3962      3860
dram[22]:       3771      3688      3781      3937      3915      4008      3820      3858      3869      3865      3946      3963      3990      4175      4099      3786
dram[23]:       4424      4963      4617      4362      4321      4370      4563      4407      4463      4670      4349      4324      4583      4393      4493      4554
dram[24]:       3814      4050      3791      4236      3935      3814      3711      3821      3828      3980      3839      3689      3813      3782      3798      3990
dram[25]:       4248      4516      3971      4426      4268      4133      4413      4193      4263      4264      4070      4422      4176      4195      4096      4136
dram[26]:       4040      3973      4132      4139      4184      4076      4054      4007      4271      4159      4078      4380      4114      4277      4212      4489
dram[27]:       3917      4042      3806      3986      3907      4022      3780      3737      3979      3804      3978      3983      4001      3870      4018      4105
dram[28]:       4246      4189      3858      3999      4009      4046      3807      3901      4429      3878      4125      4050      4071      3859      3881      4180
dram[29]:       3912      4141      3862      4410      4207      4309      4160      4141      3968      4374      4273      4073      4131      3994      3992      4189
dram[30]:       4566      4175      3837      4161      3993      4108      3876      4013      3735      3776      3903      3908      4064      3919      4025      4192
dram[31]:       4194      4025      3794      3855      3953      3815      3957      3682      3772      3799      3812      3782      3893      3641      4422      3764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12496 n_act=8719 n_pre=8703 n_ref_event=0 n_req=32054 n_rd=30692 n_rd_L2_A=0 n_write=0 n_wr_bk=5448 bw_util=0.6844
n_activity=47794 dram_eff=0.7562
bk0: 1922a 21797i bk1: 1925a 22140i bk2: 1926a 21245i bk3: 1922a 20985i bk4: 1873a 22497i bk5: 1876a 21968i bk6: 1927a 21692i bk7: 1926a 23339i bk8: 1924a 22120i bk9: 1927a 21594i bk10: 1929a 22963i bk11: 1922a 22083i bk12: 1922a 20945i bk13: 1924a 22929i bk14: 1922a 22901i bk15: 1925a 23206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727990
Row_Buffer_Locality_read = 0.744331
Row_Buffer_Locality_write = 0.359765
Bank_Level_Parallism = 11.004064
Bank_Level_Parallism_Col = 6.846771
Bank_Level_Parallism_Ready = 2.488849
write_to_read_ratio_blp_rw_average = 0.296233
GrpLevelPara = 3.428820 

BW Util details:
bwutil = 0.684353 
total_CMD = 52809 
util_bw = 36140 
Wasted_Col = 11003 
Wasted_Row = 348 
Idle = 5318 

BW Util Bottlenecks: 
RCDc_limit = 21118 
RCDWRc_limit = 2422 
WTRc_limit = 8016 
RTWc_limit = 35851 
CCDLc_limit = 13543 
rwq = 0 
CCDLc_limit_alone = 9323 
WTRc_limit_alone = 7150 
RTWc_limit_alone = 32497 

Commands details: 
total_CMD = 52809 
n_nop = 12496 
Read = 30692 
Write = 0 
L2_Alloc = 0 
L2_WB = 5448 
n_act = 8719 
n_pre = 8703 
n_ref = 0 
n_req = 32054 
total_req = 36140 

Dual Bus Interface Util: 
issued_total_row = 17422 
issued_total_col = 36140 
Row_Bus_Util =  0.329906 
CoL_Bus_Util = 0.684353 
Either_Row_CoL_Bus_Util = 0.763374 
Issued_on_Two_Bus_Simul_Util = 0.250885 
issued_two_Eff = 0.328653 
queue_avg = 52.545666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12329 n_act=8796 n_pre=8780 n_ref_event=0 n_req=32053 n_rd=30688 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.6845
n_activity=47864 dram_eff=0.7552
bk0: 1925a 21462i bk1: 1923a 20799i bk2: 1923a 21975i bk3: 1921a 21308i bk4: 1875a 22450i bk5: 1881a 21540i bk6: 1923a 22323i bk7: 1922a 20299i bk8: 1929a 21297i bk9: 1921a 21160i bk10: 1921a 21263i bk11: 1929a 21534i bk12: 1927a 23304i bk13: 1924a 22763i bk14: 1920a 22803i bk15: 1924a 22046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725580
Row_Buffer_Locality_read = 0.741886
Row_Buffer_Locality_write = 0.358974
Bank_Level_Parallism = 11.099072
Bank_Level_Parallism_Col = 6.854404
Bank_Level_Parallism_Ready = 2.461243
write_to_read_ratio_blp_rw_average = 0.302285
GrpLevelPara = 3.431572 

BW Util details:
bwutil = 0.684505 
total_CMD = 52809 
util_bw = 36148 
Wasted_Col = 11245 
Wasted_Row = 239 
Idle = 5177 

BW Util Bottlenecks: 
RCDc_limit = 21742 
RCDWRc_limit = 2460 
WTRc_limit = 8241 
RTWc_limit = 35134 
CCDLc_limit = 13937 
rwq = 0 
CCDLc_limit_alone = 10030 
WTRc_limit_alone = 7503 
RTWc_limit_alone = 31965 

Commands details: 
total_CMD = 52809 
n_nop = 12329 
Read = 30688 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 8796 
n_pre = 8780 
n_ref = 0 
n_req = 32053 
total_req = 36148 

Dual Bus Interface Util: 
issued_total_row = 17576 
issued_total_col = 36148 
Row_Bus_Util =  0.332822 
CoL_Bus_Util = 0.684505 
Either_Row_CoL_Bus_Util = 0.766536 
Issued_on_Two_Bus_Simul_Util = 0.250791 
issued_two_Eff = 0.327174 
queue_avg = 53.424171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12514 n_act=8781 n_pre=8765 n_ref_event=0 n_req=32064 n_rd=30696 n_rd_L2_A=0 n_write=0 n_wr_bk=5472 bw_util=0.6849
n_activity=47809 dram_eff=0.7565
bk0: 1928a 20875i bk1: 1924a 21783i bk2: 1924a 21176i bk3: 1923a 21225i bk4: 1878a 21491i bk5: 1879a 21605i bk6: 1922a 22782i bk7: 1922a 21867i bk8: 1925a 21044i bk9: 1920a 21509i bk10: 1924a 21226i bk11: 1926a 22475i bk12: 1928a 21917i bk13: 1925a 21323i bk14: 1924a 22299i bk15: 1924a 22415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726141
Row_Buffer_Locality_read = 0.742312
Row_Buffer_Locality_write = 0.363304
Bank_Level_Parallism = 11.135305
Bank_Level_Parallism_Col = 6.914419
Bank_Level_Parallism_Ready = 2.443956
write_to_read_ratio_blp_rw_average = 0.308278
GrpLevelPara = 3.448514 

BW Util details:
bwutil = 0.684883 
total_CMD = 52809 
util_bw = 36168 
Wasted_Col = 11138 
Wasted_Row = 290 
Idle = 5213 

BW Util Bottlenecks: 
RCDc_limit = 20926 
RCDWRc_limit = 2559 
WTRc_limit = 7233 
RTWc_limit = 39243 
CCDLc_limit = 13951 
rwq = 0 
CCDLc_limit_alone = 9516 
WTRc_limit_alone = 6541 
RTWc_limit_alone = 35500 

Commands details: 
total_CMD = 52809 
n_nop = 12514 
Read = 30696 
Write = 0 
L2_Alloc = 0 
L2_WB = 5472 
n_act = 8781 
n_pre = 8765 
n_ref = 0 
n_req = 32064 
total_req = 36168 

Dual Bus Interface Util: 
issued_total_row = 17546 
issued_total_col = 36168 
Row_Bus_Util =  0.332254 
CoL_Bus_Util = 0.684883 
Either_Row_CoL_Bus_Util = 0.763033 
Issued_on_Two_Bus_Simul_Util = 0.254104 
issued_two_Eff = 0.333019 
queue_avg = 53.109165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.1092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12342 n_act=8922 n_pre=8906 n_ref_event=0 n_req=32060 n_rd=30690 n_rd_L2_A=0 n_write=0 n_wr_bk=5480 bw_util=0.6849
n_activity=47889 dram_eff=0.7553
bk0: 1925a 20836i bk1: 1923a 22186i bk2: 1924a 21934i bk3: 1925a 21234i bk4: 1872a 21726i bk5: 1875a 21301i bk6: 1924a 19780i bk7: 1928a 21595i bk8: 1921a 22143i bk9: 1924a 22351i bk10: 1925a 22764i bk11: 1922a 21718i bk12: 1922a 21950i bk13: 1924a 20657i bk14: 1931a 22675i bk15: 1925a 22839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721709
Row_Buffer_Locality_read = 0.738449
Row_Buffer_Locality_write = 0.346715
Bank_Level_Parallism = 11.107229
Bank_Level_Parallism_Col = 6.820456
Bank_Level_Parallism_Ready = 2.456594
write_to_read_ratio_blp_rw_average = 0.295558
GrpLevelPara = 3.424659 

BW Util details:
bwutil = 0.684921 
total_CMD = 52809 
util_bw = 36170 
Wasted_Col = 11166 
Wasted_Row = 319 
Idle = 5154 

BW Util Bottlenecks: 
RCDc_limit = 21788 
RCDWRc_limit = 2595 
WTRc_limit = 7218 
RTWc_limit = 35870 
CCDLc_limit = 13556 
rwq = 0 
CCDLc_limit_alone = 9561 
WTRc_limit_alone = 6574 
RTWc_limit_alone = 32519 

Commands details: 
total_CMD = 52809 
n_nop = 12342 
Read = 30690 
Write = 0 
L2_Alloc = 0 
L2_WB = 5480 
n_act = 8922 
n_pre = 8906 
n_ref = 0 
n_req = 32060 
total_req = 36170 

Dual Bus Interface Util: 
issued_total_row = 17828 
issued_total_col = 36170 
Row_Bus_Util =  0.337594 
CoL_Bus_Util = 0.684921 
Either_Row_CoL_Bus_Util = 0.766290 
Issued_on_Two_Bus_Simul_Util = 0.256225 
issued_two_Eff = 0.334371 
queue_avg = 52.916698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.9167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12361 n_act=8872 n_pre=8856 n_ref_event=0 n_req=32054 n_rd=30691 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.6844
n_activity=47934 dram_eff=0.754
bk0: 1925a 21284i bk1: 1924a 22208i bk2: 1925a 20508i bk3: 1925a 20707i bk4: 1881a 22054i bk5: 1876a 22058i bk6: 1924a 22196i bk7: 1922a 20677i bk8: 1926a 22343i bk9: 1921a 22280i bk10: 1922a 21924i bk11: 1922a 22876i bk12: 1929a 23419i bk13: 1924a 22381i bk14: 1921a 21990i bk15: 1924a 22611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723217
Row_Buffer_Locality_read = 0.739500
Row_Buffer_Locality_write = 0.356566
Bank_Level_Parallism = 11.030963
Bank_Level_Parallism_Col = 6.787342
Bank_Level_Parallism_Ready = 2.423402
write_to_read_ratio_blp_rw_average = 0.296929
GrpLevelPara = 3.422674 

BW Util details:
bwutil = 0.684410 
total_CMD = 52809 
util_bw = 36143 
Wasted_Col = 11201 
Wasted_Row = 293 
Idle = 5172 

BW Util Bottlenecks: 
RCDc_limit = 21817 
RCDWRc_limit = 2483 
WTRc_limit = 7184 
RTWc_limit = 35448 
CCDLc_limit = 13550 
rwq = 0 
CCDLc_limit_alone = 9527 
WTRc_limit_alone = 6487 
RTWc_limit_alone = 32122 

Commands details: 
total_CMD = 52809 
n_nop = 12361 
Read = 30691 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 8872 
n_pre = 8856 
n_ref = 0 
n_req = 32054 
total_req = 36143 

Dual Bus Interface Util: 
issued_total_row = 17728 
issued_total_col = 36143 
Row_Bus_Util =  0.335700 
CoL_Bus_Util = 0.684410 
Either_Row_CoL_Bus_Util = 0.765930 
Issued_on_Two_Bus_Simul_Util = 0.254180 
issued_two_Eff = 0.331858 
queue_avg = 52.335323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12421 n_act=8803 n_pre=8787 n_ref_event=0 n_req=32052 n_rd=30691 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.6843
n_activity=47803 dram_eff=0.7559
bk0: 1923a 22241i bk1: 1924a 22135i bk2: 1925a 21164i bk3: 1925a 22365i bk4: 1875a 22625i bk5: 1872a 20640i bk6: 1926a 22752i bk7: 1929a 21171i bk8: 1922a 22906i bk9: 1928a 21701i bk10: 1925a 23274i bk11: 1921a 21956i bk12: 1923a 21363i bk13: 1924a 20042i bk14: 1926a 22187i bk15: 1923a 23129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725353
Row_Buffer_Locality_read = 0.741618
Row_Buffer_Locality_write = 0.358560
Bank_Level_Parallism = 11.068517
Bank_Level_Parallism_Col = 6.818654
Bank_Level_Parallism_Ready = 2.404954
write_to_read_ratio_blp_rw_average = 0.300566
GrpLevelPara = 3.418421 

BW Util details:
bwutil = 0.684258 
total_CMD = 52809 
util_bw = 36135 
Wasted_Col = 11120 
Wasted_Row = 208 
Idle = 5346 

BW Util Bottlenecks: 
RCDc_limit = 21623 
RCDWRc_limit = 2464 
WTRc_limit = 7947 
RTWc_limit = 36187 
CCDLc_limit = 13641 
rwq = 0 
CCDLc_limit_alone = 9471 
WTRc_limit_alone = 7196 
RTWc_limit_alone = 32768 

Commands details: 
total_CMD = 52809 
n_nop = 12421 
Read = 30691 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 8803 
n_pre = 8787 
n_ref = 0 
n_req = 32052 
total_req = 36135 

Dual Bus Interface Util: 
issued_total_row = 17590 
issued_total_col = 36135 
Row_Bus_Util =  0.333087 
CoL_Bus_Util = 0.684258 
Either_Row_CoL_Bus_Util = 0.764794 
Issued_on_Two_Bus_Simul_Util = 0.252552 
issued_two_Eff = 0.330222 
queue_avg = 53.386486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.3865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12362 n_act=8862 n_pre=8846 n_ref_event=0 n_req=32058 n_rd=30690 n_rd_L2_A=0 n_write=0 n_wr_bk=5472 bw_util=0.6848
n_activity=47864 dram_eff=0.7555
bk0: 1920a 21309i bk1: 1922a 22432i bk2: 1922a 20864i bk3: 1926a 21738i bk4: 1875a 21717i bk5: 1876a 20441i bk6: 1925a 21368i bk7: 1924a 22146i bk8: 1924a 21162i bk9: 1930a 20974i bk10: 1929a 22498i bk11: 1921a 22422i bk12: 1920a 22378i bk13: 1925a 22184i bk14: 1927a 23380i bk15: 1924a 21912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723564
Row_Buffer_Locality_read = 0.739655
Row_Buffer_Locality_write = 0.362573
Bank_Level_Parallism = 11.086369
Bank_Level_Parallism_Col = 6.816674
Bank_Level_Parallism_Ready = 2.432775
write_to_read_ratio_blp_rw_average = 0.294077
GrpLevelPara = 3.407988 

BW Util details:
bwutil = 0.684770 
total_CMD = 52809 
util_bw = 36162 
Wasted_Col = 11150 
Wasted_Row = 321 
Idle = 5176 

BW Util Bottlenecks: 
RCDc_limit = 21632 
RCDWRc_limit = 2352 
WTRc_limit = 7748 
RTWc_limit = 35215 
CCDLc_limit = 13586 
rwq = 0 
CCDLc_limit_alone = 9663 
WTRc_limit_alone = 7064 
RTWc_limit_alone = 31976 

Commands details: 
total_CMD = 52809 
n_nop = 12362 
Read = 30690 
Write = 0 
L2_Alloc = 0 
L2_WB = 5472 
n_act = 8862 
n_pre = 8846 
n_ref = 0 
n_req = 32058 
total_req = 36162 

Dual Bus Interface Util: 
issued_total_row = 17708 
issued_total_col = 36162 
Row_Bus_Util =  0.335322 
CoL_Bus_Util = 0.684770 
Either_Row_CoL_Bus_Util = 0.765911 
Issued_on_Two_Bus_Simul_Util = 0.254180 
issued_two_Eff = 0.331866 
queue_avg = 52.900719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.9007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12460 n_act=8782 n_pre=8766 n_ref_event=0 n_req=32046 n_rd=30676 n_rd_L2_A=0 n_write=0 n_wr_bk=5480 bw_util=0.6847
n_activity=47875 dram_eff=0.7552
bk0: 1924a 21274i bk1: 1921a 21675i bk2: 1921a 22079i bk3: 1924a 20653i bk4: 1877a 23525i bk5: 1880a 21853i bk6: 1923a 21937i bk7: 1922a 22726i bk8: 1927a 23192i bk9: 1921a 22597i bk10: 1921a 22458i bk11: 1923a 22916i bk12: 1923a 23448i bk13: 1923a 22813i bk14: 1922a 21741i bk15: 1924a 21259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725956
Row_Buffer_Locality_read = 0.742274
Row_Buffer_Locality_write = 0.360584
Bank_Level_Parallism = 10.926033
Bank_Level_Parallism_Col = 6.757974
Bank_Level_Parallism_Ready = 2.434727
write_to_read_ratio_blp_rw_average = 0.290306
GrpLevelPara = 3.394332 

BW Util details:
bwutil = 0.684656 
total_CMD = 52809 
util_bw = 36156 
Wasted_Col = 11110 
Wasted_Row = 404 
Idle = 5139 

BW Util Bottlenecks: 
RCDc_limit = 21050 
RCDWRc_limit = 2503 
WTRc_limit = 8205 
RTWc_limit = 34277 
CCDLc_limit = 13322 
rwq = 0 
CCDLc_limit_alone = 9455 
WTRc_limit_alone = 7618 
RTWc_limit_alone = 30997 

Commands details: 
total_CMD = 52809 
n_nop = 12460 
Read = 30676 
Write = 0 
L2_Alloc = 0 
L2_WB = 5480 
n_act = 8782 
n_pre = 8766 
n_ref = 0 
n_req = 32046 
total_req = 36156 

Dual Bus Interface Util: 
issued_total_row = 17548 
issued_total_col = 36156 
Row_Bus_Util =  0.332292 
CoL_Bus_Util = 0.684656 
Either_Row_CoL_Bus_Util = 0.764055 
Issued_on_Two_Bus_Simul_Util = 0.252892 
issued_two_Eff = 0.330987 
queue_avg = 51.869720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8697
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12399 n_act=8837 n_pre=8821 n_ref_event=0 n_req=32057 n_rd=30697 n_rd_L2_A=0 n_write=0 n_wr_bk=5440 bw_util=0.6843
n_activity=47847 dram_eff=0.7553
bk0: 1922a 22493i bk1: 1926a 21914i bk2: 1925a 21644i bk3: 1930a 22360i bk4: 1875a 22759i bk5: 1873a 21870i bk6: 1925a 22051i bk7: 1926a 21076i bk8: 1923a 22750i bk9: 1925a 22952i bk10: 1925a 22463i bk11: 1923a 21421i bk12: 1923a 20333i bk13: 1927a 22636i bk14: 1927a 22863i bk15: 1922a 22286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724335
Row_Buffer_Locality_read = 0.741441
Row_Buffer_Locality_write = 0.338235
Bank_Level_Parallism = 10.987356
Bank_Level_Parallism_Col = 6.739689
Bank_Level_Parallism_Ready = 2.408612
write_to_read_ratio_blp_rw_average = 0.289936
GrpLevelPara = 3.389599 

BW Util details:
bwutil = 0.684296 
total_CMD = 52809 
util_bw = 36137 
Wasted_Col = 11178 
Wasted_Row = 297 
Idle = 5197 

BW Util Bottlenecks: 
RCDc_limit = 21617 
RCDWRc_limit = 2550 
WTRc_limit = 8605 
RTWc_limit = 34115 
CCDLc_limit = 13469 
rwq = 0 
CCDLc_limit_alone = 9614 
WTRc_limit_alone = 7871 
RTWc_limit_alone = 30994 

Commands details: 
total_CMD = 52809 
n_nop = 12399 
Read = 30697 
Write = 0 
L2_Alloc = 0 
L2_WB = 5440 
n_act = 8837 
n_pre = 8821 
n_ref = 0 
n_req = 32057 
total_req = 36137 

Dual Bus Interface Util: 
issued_total_row = 17658 
issued_total_col = 36137 
Row_Bus_Util =  0.334375 
CoL_Bus_Util = 0.684296 
Either_Row_CoL_Bus_Util = 0.765210 
Issued_on_Two_Bus_Simul_Util = 0.253461 
issued_two_Eff = 0.331230 
queue_avg = 52.528793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12459 n_act=8754 n_pre=8738 n_ref_event=0 n_req=32063 n_rd=30686 n_rd_L2_A=0 n_write=0 n_wr_bk=5508 bw_util=0.6854
n_activity=47790 dram_eff=0.7574
bk0: 1927a 21755i bk1: 1927a 22154i bk2: 1922a 19724i bk3: 1928a 19580i bk4: 1873a 22182i bk5: 1877a 22058i bk6: 1928a 23005i bk7: 1920a 21752i bk8: 1922a 22443i bk9: 1923a 22246i bk10: 1921a 21728i bk11: 1925a 21669i bk12: 1925a 23298i bk13: 1924a 22969i bk14: 1922a 23068i bk15: 1922a 22453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726975
Row_Buffer_Locality_read = 0.744183
Row_Buffer_Locality_write = 0.343500
Bank_Level_Parallism = 11.044268
Bank_Level_Parallism_Col = 6.859865
Bank_Level_Parallism_Ready = 2.418357
write_to_read_ratio_blp_rw_average = 0.310209
GrpLevelPara = 3.441848 

BW Util details:
bwutil = 0.685376 
total_CMD = 52809 
util_bw = 36194 
Wasted_Col = 11121 
Wasted_Row = 214 
Idle = 5280 

BW Util Bottlenecks: 
RCDc_limit = 20933 
RCDWRc_limit = 2506 
WTRc_limit = 7066 
RTWc_limit = 37104 
CCDLc_limit = 13248 
rwq = 0 
CCDLc_limit_alone = 9327 
WTRc_limit_alone = 6470 
RTWc_limit_alone = 33779 

Commands details: 
total_CMD = 52809 
n_nop = 12459 
Read = 30686 
Write = 0 
L2_Alloc = 0 
L2_WB = 5508 
n_act = 8754 
n_pre = 8738 
n_ref = 0 
n_req = 32063 
total_req = 36194 

Dual Bus Interface Util: 
issued_total_row = 17492 
issued_total_col = 36194 
Row_Bus_Util =  0.331231 
CoL_Bus_Util = 0.685376 
Either_Row_CoL_Bus_Util = 0.764074 
Issued_on_Two_Bus_Simul_Util = 0.252533 
issued_two_Eff = 0.330508 
queue_avg = 53.126019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.126
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12475 n_act=8795 n_pre=8779 n_ref_event=0 n_req=32047 n_rd=30680 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.6845
n_activity=47945 dram_eff=0.7539
bk0: 1925a 22224i bk1: 1922a 22412i bk2: 1922a 20815i bk3: 1924a 19126i bk4: 1878a 21192i bk5: 1873a 21474i bk6: 1926a 22122i bk7: 1922a 22270i bk8: 1927a 22028i bk9: 1924a 21105i bk10: 1921a 21782i bk11: 1924a 23131i bk12: 1925a 22022i bk13: 1921a 23427i bk14: 1924a 22620i bk15: 1922a 21234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725559
Row_Buffer_Locality_read = 0.743090
Row_Buffer_Locality_write = 0.332114
Bank_Level_Parallism = 11.065386
Bank_Level_Parallism_Col = 6.853961
Bank_Level_Parallism_Ready = 2.424366
write_to_read_ratio_blp_rw_average = 0.309450
GrpLevelPara = 3.430637 

BW Util details:
bwutil = 0.684505 
total_CMD = 52809 
util_bw = 36148 
Wasted_Col = 11331 
Wasted_Row = 238 
Idle = 5092 

BW Util Bottlenecks: 
RCDc_limit = 21387 
RCDWRc_limit = 2731 
WTRc_limit = 7473 
RTWc_limit = 38477 
CCDLc_limit = 13820 
rwq = 0 
CCDLc_limit_alone = 9641 
WTRc_limit_alone = 6792 
RTWc_limit_alone = 34979 

Commands details: 
total_CMD = 52809 
n_nop = 12475 
Read = 30680 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 8795 
n_pre = 8779 
n_ref = 0 
n_req = 32047 
total_req = 36148 

Dual Bus Interface Util: 
issued_total_row = 17574 
issued_total_col = 36148 
Row_Bus_Util =  0.332784 
CoL_Bus_Util = 0.684505 
Either_Row_CoL_Bus_Util = 0.763771 
Issued_on_Two_Bus_Simul_Util = 0.253517 
issued_two_Eff = 0.331928 
queue_avg = 53.646839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.6468
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12421 n_act=8738 n_pre=8722 n_ref_event=0 n_req=32050 n_rd=30681 n_rd_L2_A=0 n_write=0 n_wr_bk=5476 bw_util=0.6847
n_activity=47839 dram_eff=0.7558
bk0: 1921a 23037i bk1: 1922a 21853i bk2: 1929a 21960i bk3: 1922a 21257i bk4: 1876a 22228i bk5: 1871a 20194i bk6: 1924a 23223i bk7: 1928a 19667i bk8: 1922a 21996i bk9: 1926a 23810i bk10: 1924a 22665i bk11: 1923a 22202i bk12: 1923a 23639i bk13: 1924a 22330i bk14: 1925a 22014i bk15: 1921a 22005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727363
Row_Buffer_Locality_read = 0.743978
Row_Buffer_Locality_write = 0.355004
Bank_Level_Parallism = 10.978669
Bank_Level_Parallism_Col = 6.799226
Bank_Level_Parallism_Ready = 2.443344
write_to_read_ratio_blp_rw_average = 0.298440
GrpLevelPara = 3.396030 

BW Util details:
bwutil = 0.684675 
total_CMD = 52809 
util_bw = 36157 
Wasted_Col = 11187 
Wasted_Row = 286 
Idle = 5179 

BW Util Bottlenecks: 
RCDc_limit = 20952 
RCDWRc_limit = 2744 
WTRc_limit = 6816 
RTWc_limit = 36337 
CCDLc_limit = 13486 
rwq = 0 
CCDLc_limit_alone = 9556 
WTRc_limit_alone = 6179 
RTWc_limit_alone = 33044 

Commands details: 
total_CMD = 52809 
n_nop = 12421 
Read = 30681 
Write = 0 
L2_Alloc = 0 
L2_WB = 5476 
n_act = 8738 
n_pre = 8722 
n_ref = 0 
n_req = 32050 
total_req = 36157 

Dual Bus Interface Util: 
issued_total_row = 17460 
issued_total_col = 36157 
Row_Bus_Util =  0.330625 
CoL_Bus_Util = 0.684675 
Either_Row_CoL_Bus_Util = 0.764794 
Issued_on_Two_Bus_Simul_Util = 0.250507 
issued_two_Eff = 0.327548 
queue_avg = 51.631294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6313
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12354 n_act=8812 n_pre=8796 n_ref_event=0 n_req=32039 n_rd=30678 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.684
n_activity=47703 dram_eff=0.7572
bk0: 1928a 21890i bk1: 1921a 22750i bk2: 1920a 21648i bk3: 1925a 21006i bk4: 1878a 22258i bk5: 1871a 22377i bk6: 1924a 23741i bk7: 1921a 22006i bk8: 1927a 22744i bk9: 1923a 21578i bk10: 1923a 21930i bk11: 1922a 22512i bk12: 1923a 21836i bk13: 1922a 22180i bk14: 1924a 21430i bk15: 1926a 24241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724960
Row_Buffer_Locality_read = 0.741248
Row_Buffer_Locality_write = 0.357825
Bank_Level_Parallism = 10.968853
Bank_Level_Parallism_Col = 6.739911
Bank_Level_Parallism_Ready = 2.429710
write_to_read_ratio_blp_rw_average = 0.290007
GrpLevelPara = 3.392624 

BW Util details:
bwutil = 0.684012 
total_CMD = 52809 
util_bw = 36122 
Wasted_Col = 11090 
Wasted_Row = 273 
Idle = 5324 

BW Util Bottlenecks: 
RCDc_limit = 21262 
RCDWRc_limit = 2521 
WTRc_limit = 8033 
RTWc_limit = 33807 
CCDLc_limit = 13241 
rwq = 0 
CCDLc_limit_alone = 9346 
WTRc_limit_alone = 7283 
RTWc_limit_alone = 30662 

Commands details: 
total_CMD = 52809 
n_nop = 12354 
Read = 30678 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 8812 
n_pre = 8796 
n_ref = 0 
n_req = 32039 
total_req = 36122 

Dual Bus Interface Util: 
issued_total_row = 17608 
issued_total_col = 36122 
Row_Bus_Util =  0.333428 
CoL_Bus_Util = 0.684012 
Either_Row_CoL_Bus_Util = 0.766063 
Issued_on_Two_Bus_Simul_Util = 0.251378 
issued_two_Eff = 0.328142 
queue_avg = 50.877861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8779
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12589 n_act=8752 n_pre=8736 n_ref_event=0 n_req=32045 n_rd=30682 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.6842
n_activity=47705 dram_eff=0.7574
bk0: 1923a 23835i bk1: 1923a 21014i bk2: 1923a 20845i bk3: 1924a 21400i bk4: 1877a 23563i bk5: 1867a 22408i bk6: 1923a 22215i bk7: 1928a 21200i bk8: 1922a 23277i bk9: 1926a 22322i bk10: 1930a 22282i bk11: 1923a 21768i bk12: 1921a 22982i bk13: 1924a 22236i bk14: 1924a 22337i bk15: 1924a 22309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726884
Row_Buffer_Locality_read = 0.742911
Row_Buffer_Locality_write = 0.366104
Bank_Level_Parallism = 10.971108
Bank_Level_Parallism_Col = 6.781214
Bank_Level_Parallism_Ready = 2.457160
write_to_read_ratio_blp_rw_average = 0.292921
GrpLevelPara = 3.408751 

BW Util details:
bwutil = 0.684239 
total_CMD = 52809 
util_bw = 36134 
Wasted_Col = 11059 
Wasted_Row = 295 
Idle = 5321 

BW Util Bottlenecks: 
RCDc_limit = 20909 
RCDWRc_limit = 2455 
WTRc_limit = 7925 
RTWc_limit = 35480 
CCDLc_limit = 13466 
rwq = 0 
CCDLc_limit_alone = 9278 
WTRc_limit_alone = 7214 
RTWc_limit_alone = 32003 

Commands details: 
total_CMD = 52809 
n_nop = 12589 
Read = 30682 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 8752 
n_pre = 8736 
n_ref = 0 
n_req = 32045 
total_req = 36134 

Dual Bus Interface Util: 
issued_total_row = 17488 
issued_total_col = 36134 
Row_Bus_Util =  0.331156 
CoL_Bus_Util = 0.684239 
Either_Row_CoL_Bus_Util = 0.761613 
Issued_on_Two_Bus_Simul_Util = 0.253783 
issued_two_Eff = 0.333217 
queue_avg = 52.109982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.11
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12533 n_act=8789 n_pre=8773 n_ref_event=0 n_req=32053 n_rd=30689 n_rd_L2_A=0 n_write=0 n_wr_bk=5456 bw_util=0.6844
n_activity=47826 dram_eff=0.7558
bk0: 1922a 22913i bk1: 1926a 21944i bk2: 1929a 22159i bk3: 1923a 22191i bk4: 1875a 23130i bk5: 1864a 20176i bk6: 1923a 20867i bk7: 1927a 22337i bk8: 1925a 21662i bk9: 1923a 23645i bk10: 1926a 21564i bk11: 1925a 21972i bk12: 1925a 21442i bk13: 1924a 22597i bk14: 1924a 23168i bk15: 1928a 23224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725798
Row_Buffer_Locality_read = 0.740917
Row_Buffer_Locality_write = 0.385630
Bank_Level_Parallism = 10.998631
Bank_Level_Parallism_Col = 6.785010
Bank_Level_Parallism_Ready = 2.379997
write_to_read_ratio_blp_rw_average = 0.302978
GrpLevelPara = 3.430234 

BW Util details:
bwutil = 0.684448 
total_CMD = 52809 
util_bw = 36145 
Wasted_Col = 11063 
Wasted_Row = 253 
Idle = 5348 

BW Util Bottlenecks: 
RCDc_limit = 21671 
RCDWRc_limit = 2148 
WTRc_limit = 8002 
RTWc_limit = 34536 
CCDLc_limit = 13612 
rwq = 0 
CCDLc_limit_alone = 9904 
WTRc_limit_alone = 7310 
RTWc_limit_alone = 31520 

Commands details: 
total_CMD = 52809 
n_nop = 12533 
Read = 30689 
Write = 0 
L2_Alloc = 0 
L2_WB = 5456 
n_act = 8789 
n_pre = 8773 
n_ref = 0 
n_req = 32053 
total_req = 36145 

Dual Bus Interface Util: 
issued_total_row = 17562 
issued_total_col = 36145 
Row_Bus_Util =  0.332557 
CoL_Bus_Util = 0.684448 
Either_Row_CoL_Bus_Util = 0.762673 
Issued_on_Two_Bus_Simul_Util = 0.254332 
issued_two_Eff = 0.333474 
queue_avg = 53.821487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.8215
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12491 n_act=8799 n_pre=8783 n_ref_event=0 n_req=32042 n_rd=30685 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.6838
n_activity=47814 dram_eff=0.7553
bk0: 1930a 21770i bk1: 1928a 21816i bk2: 1923a 21818i bk3: 1922a 20490i bk4: 1876a 22092i bk5: 1870a 21939i bk6: 1923a 22121i bk7: 1920a 21325i bk8: 1922a 22060i bk9: 1922a 23446i bk10: 1921a 21732i bk11: 1926a 20808i bk12: 1930a 21022i bk13: 1923a 21793i bk14: 1923a 22547i bk15: 1926a 22274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725392
Row_Buffer_Locality_read = 0.742056
Row_Buffer_Locality_write = 0.348563
Bank_Level_Parallism = 11.109234
Bank_Level_Parallism_Col = 6.894365
Bank_Level_Parallism_Ready = 2.454767
write_to_read_ratio_blp_rw_average = 0.304698
GrpLevelPara = 3.430183 

BW Util details:
bwutil = 0.683842 
total_CMD = 52809 
util_bw = 36113 
Wasted_Col = 11164 
Wasted_Row = 245 
Idle = 5287 

BW Util Bottlenecks: 
RCDc_limit = 21212 
RCDWRc_limit = 2612 
WTRc_limit = 7419 
RTWc_limit = 37848 
CCDLc_limit = 13816 
rwq = 0 
CCDLc_limit_alone = 9623 
WTRc_limit_alone = 6779 
RTWc_limit_alone = 34295 

Commands details: 
total_CMD = 52809 
n_nop = 12491 
Read = 30685 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 8799 
n_pre = 8783 
n_ref = 0 
n_req = 32042 
total_req = 36113 

Dual Bus Interface Util: 
issued_total_row = 17582 
issued_total_col = 36113 
Row_Bus_Util =  0.332936 
CoL_Bus_Util = 0.683842 
Either_Row_CoL_Bus_Util = 0.763468 
Issued_on_Two_Bus_Simul_Util = 0.253309 
issued_two_Eff = 0.331787 
queue_avg = 53.060482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0605
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12584 n_act=8790 n_pre=8774 n_ref_event=0 n_req=32045 n_rd=30689 n_rd_L2_A=0 n_write=0 n_wr_bk=5424 bw_util=0.6838
n_activity=47733 dram_eff=0.7566
bk0: 1922a 21568i bk1: 1924a 23165i bk2: 1926a 22903i bk3: 1924a 21876i bk4: 1874a 21937i bk5: 1874a 22040i bk6: 1924a 22144i bk7: 1926a 20684i bk8: 1924a 21300i bk9: 1925a 21988i bk10: 1928a 22877i bk11: 1922a 22367i bk12: 1921a 22361i bk13: 1923a 23162i bk14: 1926a 22150i bk15: 1926a 22493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725698
Row_Buffer_Locality_read = 0.740852
Row_Buffer_Locality_write = 0.382743
Bank_Level_Parallism = 10.991471
Bank_Level_Parallism_Col = 6.792413
Bank_Level_Parallism_Ready = 2.435799
write_to_read_ratio_blp_rw_average = 0.289691
GrpLevelPara = 3.397416 

BW Util details:
bwutil = 0.683842 
total_CMD = 52809 
util_bw = 36113 
Wasted_Col = 11061 
Wasted_Row = 315 
Idle = 5320 

BW Util Bottlenecks: 
RCDc_limit = 21162 
RCDWRc_limit = 2389 
WTRc_limit = 8061 
RTWc_limit = 34508 
CCDLc_limit = 13723 
rwq = 0 
CCDLc_limit_alone = 9735 
WTRc_limit_alone = 7230 
RTWc_limit_alone = 31351 

Commands details: 
total_CMD = 52809 
n_nop = 12584 
Read = 30689 
Write = 0 
L2_Alloc = 0 
L2_WB = 5424 
n_act = 8790 
n_pre = 8774 
n_ref = 0 
n_req = 32045 
total_req = 36113 

Dual Bus Interface Util: 
issued_total_row = 17564 
issued_total_col = 36113 
Row_Bus_Util =  0.332595 
CoL_Bus_Util = 0.683842 
Either_Row_CoL_Bus_Util = 0.761707 
Issued_on_Two_Bus_Simul_Util = 0.254729 
issued_two_Eff = 0.334419 
queue_avg = 52.271053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2711
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12546 n_act=8809 n_pre=8793 n_ref_event=0 n_req=32038 n_rd=30683 n_rd_L2_A=0 n_write=0 n_wr_bk=5420 bw_util=0.6837
n_activity=47676 dram_eff=0.7573
bk0: 1929a 21636i bk1: 1922a 22544i bk2: 1923a 21355i bk3: 1921a 21530i bk4: 1878a 23341i bk5: 1874a 22998i bk6: 1923a 23179i bk7: 1923a 20662i bk8: 1923a 22452i bk9: 1920a 22335i bk10: 1924a 22540i bk11: 1929a 22626i bk12: 1927a 23410i bk13: 1924a 21626i bk14: 1921a 21630i bk15: 1922a 22432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725045
Row_Buffer_Locality_read = 0.740443
Row_Buffer_Locality_write = 0.376384
Bank_Level_Parallism = 10.979609
Bank_Level_Parallism_Col = 6.752293
Bank_Level_Parallism_Ready = 2.399274
write_to_read_ratio_blp_rw_average = 0.294412
GrpLevelPara = 3.399083 

BW Util details:
bwutil = 0.683652 
total_CMD = 52809 
util_bw = 36103 
Wasted_Col = 11039 
Wasted_Row = 281 
Idle = 5386 

BW Util Bottlenecks: 
RCDc_limit = 21439 
RCDWRc_limit = 2331 
WTRc_limit = 7699 
RTWc_limit = 34196 
CCDLc_limit = 13722 
rwq = 0 
CCDLc_limit_alone = 9635 
WTRc_limit_alone = 6886 
RTWc_limit_alone = 30922 

Commands details: 
total_CMD = 52809 
n_nop = 12546 
Read = 30683 
Write = 0 
L2_Alloc = 0 
L2_WB = 5420 
n_act = 8809 
n_pre = 8793 
n_ref = 0 
n_req = 32038 
total_req = 36103 

Dual Bus Interface Util: 
issued_total_row = 17602 
issued_total_col = 36103 
Row_Bus_Util =  0.333314 
CoL_Bus_Util = 0.683652 
Either_Row_CoL_Bus_Util = 0.762427 
Issued_on_Two_Bus_Simul_Util = 0.254540 
issued_two_Eff = 0.333855 
queue_avg = 51.588989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.589
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12596 n_act=8787 n_pre=8771 n_ref_event=0 n_req=32038 n_rd=30682 n_rd_L2_A=0 n_write=0 n_wr_bk=5424 bw_util=0.6837
n_activity=47718 dram_eff=0.7567
bk0: 1924a 22513i bk1: 1926a 21904i bk2: 1922a 20852i bk3: 1922a 20262i bk4: 1879a 23468i bk5: 1876a 23543i bk6: 1923a 22548i bk7: 1923a 21452i bk8: 1924a 22621i bk9: 1922a 22704i bk10: 1921a 22759i bk11: 1925a 23452i bk12: 1926a 23106i bk13: 1924a 22833i bk14: 1922a 22361i bk15: 1923a 21337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725732
Row_Buffer_Locality_read = 0.741151
Row_Buffer_Locality_write = 0.376844
Bank_Level_Parallism = 10.930096
Bank_Level_Parallism_Col = 6.671987
Bank_Level_Parallism_Ready = 2.414862
write_to_read_ratio_blp_rw_average = 0.280672
GrpLevelPara = 3.381891 

BW Util details:
bwutil = 0.683709 
total_CMD = 52809 
util_bw = 36106 
Wasted_Col = 11113 
Wasted_Row = 289 
Idle = 5301 

BW Util Bottlenecks: 
RCDc_limit = 21222 
RCDWRc_limit = 2452 
WTRc_limit = 8316 
RTWc_limit = 32660 
CCDLc_limit = 13582 
rwq = 0 
CCDLc_limit_alone = 9758 
WTRc_limit_alone = 7523 
RTWc_limit_alone = 29629 

Commands details: 
total_CMD = 52809 
n_nop = 12596 
Read = 30682 
Write = 0 
L2_Alloc = 0 
L2_WB = 5424 
n_act = 8787 
n_pre = 8771 
n_ref = 0 
n_req = 32038 
total_req = 36106 

Dual Bus Interface Util: 
issued_total_row = 17558 
issued_total_col = 36106 
Row_Bus_Util =  0.332481 
CoL_Bus_Util = 0.683709 
Either_Row_CoL_Bus_Util = 0.761480 
Issued_on_Two_Bus_Simul_Util = 0.254710 
issued_two_Eff = 0.334494 
queue_avg = 52.083340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0833
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12621 n_act=8785 n_pre=8769 n_ref_event=0 n_req=32047 n_rd=30694 n_rd_L2_A=0 n_write=0 n_wr_bk=5412 bw_util=0.6837
n_activity=47732 dram_eff=0.7564
bk0: 1922a 22624i bk1: 1925a 22844i bk2: 1924a 22297i bk3: 1922a 22302i bk4: 1873a 22438i bk5: 1877a 23033i bk6: 1925a 21149i bk7: 1925a 21224i bk8: 1924a 20738i bk9: 1930a 23081i bk10: 1923a 22288i bk11: 1923a 23537i bk12: 1922a 22276i bk13: 1923a 21003i bk14: 1930a 23450i bk15: 1926a 23031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725871
Row_Buffer_Locality_read = 0.741057
Row_Buffer_Locality_write = 0.381375
Bank_Level_Parallism = 10.935943
Bank_Level_Parallism_Col = 6.731198
Bank_Level_Parallism_Ready = 2.427824
write_to_read_ratio_blp_rw_average = 0.286679
GrpLevelPara = 3.399613 

BW Util details:
bwutil = 0.683709 
total_CMD = 52809 
util_bw = 36106 
Wasted_Col = 11028 
Wasted_Row = 386 
Idle = 5289 

BW Util Bottlenecks: 
RCDc_limit = 20956 
RCDWRc_limit = 2376 
WTRc_limit = 7620 
RTWc_limit = 33243 
CCDLc_limit = 13296 
rwq = 0 
CCDLc_limit_alone = 9305 
WTRc_limit_alone = 6914 
RTWc_limit_alone = 29958 

Commands details: 
total_CMD = 52809 
n_nop = 12621 
Read = 30694 
Write = 0 
L2_Alloc = 0 
L2_WB = 5412 
n_act = 8785 
n_pre = 8769 
n_ref = 0 
n_req = 32047 
total_req = 36106 

Dual Bus Interface Util: 
issued_total_row = 17554 
issued_total_col = 36106 
Row_Bus_Util =  0.332405 
CoL_Bus_Util = 0.683709 
Either_Row_CoL_Bus_Util = 0.761007 
Issued_on_Two_Bus_Simul_Util = 0.255108 
issued_two_Eff = 0.335224 
queue_avg = 52.102482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1025
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12532 n_act=8787 n_pre=8771 n_ref_event=0 n_req=32042 n_rd=30689 n_rd_L2_A=0 n_write=0 n_wr_bk=5412 bw_util=0.6836
n_activity=47720 dram_eff=0.7565
bk0: 1926a 22130i bk1: 1924a 23517i bk2: 1923a 21201i bk3: 1923a 21460i bk4: 1878a 22467i bk5: 1880a 22499i bk6: 1924a 20077i bk7: 1922a 21739i bk8: 1924a 21767i bk9: 1922a 22856i bk10: 1923a 22288i bk11: 1924a 23326i bk12: 1924a 22428i bk13: 1928a 23370i bk14: 1920a 22310i bk15: 1924a 22774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725766
Row_Buffer_Locality_read = 0.741438
Row_Buffer_Locality_write = 0.370288
Bank_Level_Parallism = 10.952659
Bank_Level_Parallism_Col = 6.794510
Bank_Level_Parallism_Ready = 2.487743
write_to_read_ratio_blp_rw_average = 0.279900
GrpLevelPara = 3.399983 

BW Util details:
bwutil = 0.683615 
total_CMD = 52809 
util_bw = 36101 
Wasted_Col = 11052 
Wasted_Row = 395 
Idle = 5261 

BW Util Bottlenecks: 
RCDc_limit = 21322 
RCDWRc_limit = 2461 
WTRc_limit = 8172 
RTWc_limit = 33189 
CCDLc_limit = 13588 
rwq = 0 
CCDLc_limit_alone = 9599 
WTRc_limit_alone = 7436 
RTWc_limit_alone = 29936 

Commands details: 
total_CMD = 52809 
n_nop = 12532 
Read = 30689 
Write = 0 
L2_Alloc = 0 
L2_WB = 5412 
n_act = 8787 
n_pre = 8771 
n_ref = 0 
n_req = 32042 
total_req = 36101 

Dual Bus Interface Util: 
issued_total_row = 17558 
issued_total_col = 36101 
Row_Bus_Util =  0.332481 
CoL_Bus_Util = 0.683615 
Either_Row_CoL_Bus_Util = 0.762692 
Issued_on_Two_Bus_Simul_Util = 0.253404 
issued_two_Eff = 0.332249 
queue_avg = 51.155502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1555
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12500 n_act=8826 n_pre=8810 n_ref_event=0 n_req=32073 n_rd=30708 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.6849
n_activity=47821 dram_eff=0.7563
bk0: 1922a 21739i bk1: 1923a 22140i bk2: 1926a 22463i bk3: 1927a 21205i bk4: 1874a 22791i bk5: 1884a 22740i bk6: 1927a 20962i bk7: 1925a 21318i bk8: 1924a 21631i bk9: 1925a 22278i bk10: 1925a 23032i bk11: 1922a 22732i bk12: 1923a 21287i bk13: 1924a 22827i bk14: 1929a 22832i bk15: 1928a 22688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724815
Row_Buffer_Locality_read = 0.741012
Row_Buffer_Locality_write = 0.360440
Bank_Level_Parallism = 10.986476
Bank_Level_Parallism_Col = 6.801264
Bank_Level_Parallism_Ready = 2.485540
write_to_read_ratio_blp_rw_average = 0.287340
GrpLevelPara = 3.424528 

BW Util details:
bwutil = 0.684883 
total_CMD = 52809 
util_bw = 36168 
Wasted_Col = 11040 
Wasted_Row = 337 
Idle = 5264 

BW Util Bottlenecks: 
RCDc_limit = 21156 
RCDWRc_limit = 2506 
WTRc_limit = 7769 
RTWc_limit = 33647 
CCDLc_limit = 13205 
rwq = 0 
CCDLc_limit_alone = 9209 
WTRc_limit_alone = 7041 
RTWc_limit_alone = 30379 

Commands details: 
total_CMD = 52809 
n_nop = 12500 
Read = 30708 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 8826 
n_pre = 8810 
n_ref = 0 
n_req = 32073 
total_req = 36168 

Dual Bus Interface Util: 
issued_total_row = 17636 
issued_total_col = 36168 
Row_Bus_Util =  0.333958 
CoL_Bus_Util = 0.684883 
Either_Row_CoL_Bus_Util = 0.763298 
Issued_on_Two_Bus_Simul_Util = 0.255544 
issued_two_Eff = 0.334789 
queue_avg = 51.148556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1486
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12496 n_act=8831 n_pre=8815 n_ref_event=0 n_req=32052 n_rd=30687 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.6845
n_activity=47910 dram_eff=0.7545
bk0: 1921a 22233i bk1: 1923a 22798i bk2: 1925a 21774i bk3: 1925a 21871i bk4: 1874a 20562i bk5: 1876a 22279i bk6: 1924a 23641i bk7: 1926a 22075i bk8: 1925a 21178i bk9: 1928a 22497i bk10: 1926a 23151i bk11: 1921a 21488i bk12: 1920a 23721i bk13: 1923a 22709i bk14: 1925a 21474i bk15: 1925a 21352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724479
Row_Buffer_Locality_read = 0.739922
Row_Buffer_Locality_write = 0.377289
Bank_Level_Parallism = 10.954561
Bank_Level_Parallism_Col = 6.762290
Bank_Level_Parallism_Ready = 2.443439
write_to_read_ratio_blp_rw_average = 0.297552
GrpLevelPara = 3.423105 

BW Util details:
bwutil = 0.684486 
total_CMD = 52809 
util_bw = 36147 
Wasted_Col = 11170 
Wasted_Row = 352 
Idle = 5140 

BW Util Bottlenecks: 
RCDc_limit = 21311 
RCDWRc_limit = 2427 
WTRc_limit = 6908 
RTWc_limit = 35391 
CCDLc_limit = 13684 
rwq = 0 
CCDLc_limit_alone = 9437 
WTRc_limit_alone = 6176 
RTWc_limit_alone = 31876 

Commands details: 
total_CMD = 52809 
n_nop = 12496 
Read = 30687 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 8831 
n_pre = 8815 
n_ref = 0 
n_req = 32052 
total_req = 36147 

Dual Bus Interface Util: 
issued_total_row = 17646 
issued_total_col = 36147 
Row_Bus_Util =  0.334148 
CoL_Bus_Util = 0.684486 
Either_Row_CoL_Bus_Util = 0.763374 
Issued_on_Two_Bus_Simul_Util = 0.255260 
issued_two_Eff = 0.334383 
queue_avg = 52.227329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2273
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12424 n_act=8722 n_pre=8706 n_ref_event=0 n_req=32049 n_rd=30690 n_rd_L2_A=0 n_write=0 n_wr_bk=5436 bw_util=0.6841
n_activity=47898 dram_eff=0.7542
bk0: 1926a 22902i bk1: 1922a 23370i bk2: 1924a 20009i bk3: 1922a 20201i bk4: 1877a 22778i bk5: 1878a 22977i bk6: 1921a 23752i bk7: 1925a 21134i bk8: 1925a 22932i bk9: 1922a 22509i bk10: 1926a 23009i bk11: 1926a 22942i bk12: 1927a 22098i bk13: 1926a 23700i bk14: 1922a 22370i bk15: 1921a 22977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727854
Row_Buffer_Locality_read = 0.743337
Row_Buffer_Locality_write = 0.378219
Bank_Level_Parallism = 10.865145
Bank_Level_Parallism_Col = 6.716829
Bank_Level_Parallism_Ready = 2.430908
write_to_read_ratio_blp_rw_average = 0.291305
GrpLevelPara = 3.395868 

BW Util details:
bwutil = 0.684088 
total_CMD = 52809 
util_bw = 36126 
Wasted_Col = 11204 
Wasted_Row = 284 
Idle = 5195 

BW Util Bottlenecks: 
RCDc_limit = 21233 
RCDWRc_limit = 2460 
WTRc_limit = 7822 
RTWc_limit = 33426 
CCDLc_limit = 13747 
rwq = 0 
CCDLc_limit_alone = 9693 
WTRc_limit_alone = 7002 
RTWc_limit_alone = 30192 

Commands details: 
total_CMD = 52809 
n_nop = 12424 
Read = 30690 
Write = 0 
L2_Alloc = 0 
L2_WB = 5436 
n_act = 8722 
n_pre = 8706 
n_ref = 0 
n_req = 32049 
total_req = 36126 

Dual Bus Interface Util: 
issued_total_row = 17428 
issued_total_col = 36126 
Row_Bus_Util =  0.330020 
CoL_Bus_Util = 0.684088 
Either_Row_CoL_Bus_Util = 0.764737 
Issued_on_Two_Bus_Simul_Util = 0.249370 
issued_two_Eff = 0.326086 
queue_avg = 51.392357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3924
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12449 n_act=8803 n_pre=8787 n_ref_event=0 n_req=32061 n_rd=30704 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.6842
n_activity=47693 dram_eff=0.7576
bk0: 1921a 21293i bk1: 1922a 21919i bk2: 1927a 21724i bk3: 1930a 23211i bk4: 1875a 21664i bk5: 1881a 21573i bk6: 1925a 22352i bk7: 1929a 21478i bk8: 1926a 22666i bk9: 1924a 21090i bk10: 1923a 23442i bk11: 1922a 23160i bk12: 1923a 23034i bk13: 1925a 22401i bk14: 1925a 23386i bk15: 1926a 24406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725430
Row_Buffer_Locality_read = 0.741597
Row_Buffer_Locality_write = 0.359617
Bank_Level_Parallism = 10.907992
Bank_Level_Parallism_Col = 6.676559
Bank_Level_Parallism_Ready = 2.388631
write_to_read_ratio_blp_rw_average = 0.285827
GrpLevelPara = 3.371825 

BW Util details:
bwutil = 0.684202 
total_CMD = 52809 
util_bw = 36132 
Wasted_Col = 11114 
Wasted_Row = 261 
Idle = 5302 

BW Util Bottlenecks: 
RCDc_limit = 21494 
RCDWRc_limit = 2517 
WTRc_limit = 8050 
RTWc_limit = 32889 
CCDLc_limit = 13347 
rwq = 0 
CCDLc_limit_alone = 9618 
WTRc_limit_alone = 7306 
RTWc_limit_alone = 29904 

Commands details: 
total_CMD = 52809 
n_nop = 12449 
Read = 30704 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 8803 
n_pre = 8787 
n_ref = 0 
n_req = 32061 
total_req = 36132 

Dual Bus Interface Util: 
issued_total_row = 17590 
issued_total_col = 36132 
Row_Bus_Util =  0.333087 
CoL_Bus_Util = 0.684202 
Either_Row_CoL_Bus_Util = 0.764264 
Issued_on_Two_Bus_Simul_Util = 0.253025 
issued_two_Eff = 0.331070 
queue_avg = 52.306499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3065
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12368 n_act=8825 n_pre=8809 n_ref_event=0 n_req=32055 n_rd=30698 n_rd_L2_A=0 n_write=0 n_wr_bk=5428 bw_util=0.6841
n_activity=47714 dram_eff=0.7571
bk0: 1927a 21031i bk1: 1924a 22333i bk2: 1922a 22089i bk3: 1923a 20290i bk4: 1876a 22683i bk5: 1885a 23368i bk6: 1924a 21147i bk7: 1924a 21957i bk8: 1924a 23471i bk9: 1925a 21397i bk10: 1923a 23305i bk11: 1923a 23182i bk12: 1928a 23487i bk13: 1924a 22575i bk14: 1924a 23613i bk15: 1922a 22582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724692
Row_Buffer_Locality_read = 0.740993
Row_Buffer_Locality_write = 0.355932
Bank_Level_Parallism = 10.912571
Bank_Level_Parallism_Col = 6.681460
Bank_Level_Parallism_Ready = 2.397387
write_to_read_ratio_blp_rw_average = 0.294880
GrpLevelPara = 3.409206 

BW Util details:
bwutil = 0.684088 
total_CMD = 52809 
util_bw = 36126 
Wasted_Col = 11177 
Wasted_Row = 210 
Idle = 5296 

BW Util Bottlenecks: 
RCDc_limit = 21512 
RCDWRc_limit = 2498 
WTRc_limit = 7518 
RTWc_limit = 33780 
CCDLc_limit = 13538 
rwq = 0 
CCDLc_limit_alone = 9625 
WTRc_limit_alone = 6788 
RTWc_limit_alone = 30597 

Commands details: 
total_CMD = 52809 
n_nop = 12368 
Read = 30698 
Write = 0 
L2_Alloc = 0 
L2_WB = 5428 
n_act = 8825 
n_pre = 8809 
n_ref = 0 
n_req = 32055 
total_req = 36126 

Dual Bus Interface Util: 
issued_total_row = 17634 
issued_total_col = 36126 
Row_Bus_Util =  0.333920 
CoL_Bus_Util = 0.684088 
Either_Row_CoL_Bus_Util = 0.765797 
Issued_on_Two_Bus_Simul_Util = 0.252211 
issued_two_Eff = 0.329344 
queue_avg = 51.711544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7115
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12495 n_act=8883 n_pre=8867 n_ref_event=0 n_req=32061 n_rd=30697 n_rd_L2_A=0 n_write=0 n_wr_bk=5456 bw_util=0.6846
n_activity=47841 dram_eff=0.7557
bk0: 1926a 22067i bk1: 1926a 21438i bk2: 1921a 21558i bk3: 1922a 21707i bk4: 1878a 22273i bk5: 1887a 21261i bk6: 1923a 21581i bk7: 1922a 22195i bk8: 1928a 21947i bk9: 1921a 22453i bk10: 1923a 21785i bk11: 1926a 22162i bk12: 1926a 23576i bk13: 1923a 23488i bk14: 1920a 22111i bk15: 1925a 21305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722934
Row_Buffer_Locality_read = 0.738606
Row_Buffer_Locality_write = 0.370235
Bank_Level_Parallism = 10.997755
Bank_Level_Parallism_Col = 6.741230
Bank_Level_Parallism_Ready = 2.401682
write_to_read_ratio_blp_rw_average = 0.287167
GrpLevelPara = 3.388588 

BW Util details:
bwutil = 0.684599 
total_CMD = 52809 
util_bw = 36153 
Wasted_Col = 11207 
Wasted_Row = 295 
Idle = 5154 

BW Util Bottlenecks: 
RCDc_limit = 21428 
RCDWRc_limit = 2487 
WTRc_limit = 8221 
RTWc_limit = 35365 
CCDLc_limit = 14015 
rwq = 0 
CCDLc_limit_alone = 9799 
WTRc_limit_alone = 7268 
RTWc_limit_alone = 32102 

Commands details: 
total_CMD = 52809 
n_nop = 12495 
Read = 30697 
Write = 0 
L2_Alloc = 0 
L2_WB = 5456 
n_act = 8883 
n_pre = 8867 
n_ref = 0 
n_req = 32061 
total_req = 36153 

Dual Bus Interface Util: 
issued_total_row = 17750 
issued_total_col = 36153 
Row_Bus_Util =  0.336117 
CoL_Bus_Util = 0.684599 
Either_Row_CoL_Bus_Util = 0.763393 
Issued_on_Two_Bus_Simul_Util = 0.257324 
issued_two_Eff = 0.337079 
queue_avg = 52.189022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.189
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12432 n_act=8932 n_pre=8916 n_ref_event=0 n_req=32067 n_rd=30702 n_rd_L2_A=0 n_write=0 n_wr_bk=5460 bw_util=0.6848
n_activity=47900 dram_eff=0.7549
bk0: 1920a 22163i bk1: 1924a 21246i bk2: 1929a 20257i bk3: 1925a 22793i bk4: 1877a 20944i bk5: 1883a 21340i bk6: 1925a 22144i bk7: 1929a 23034i bk8: 1927a 22308i bk9: 1923a 23015i bk10: 1927a 22319i bk11: 1923a 21035i bk12: 1921a 21503i bk13: 1923a 22135i bk14: 1924a 20991i bk15: 1922a 22847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721458
Row_Buffer_Locality_read = 0.737281
Row_Buffer_Locality_write = 0.365568
Bank_Level_Parallism = 11.045507
Bank_Level_Parallism_Col = 6.778123
Bank_Level_Parallism_Ready = 2.434434
write_to_read_ratio_blp_rw_average = 0.282891
GrpLevelPara = 3.400537 

BW Util details:
bwutil = 0.684770 
total_CMD = 52809 
util_bw = 36162 
Wasted_Col = 11161 
Wasted_Row = 383 
Idle = 5103 

BW Util Bottlenecks: 
RCDc_limit = 21558 
RCDWRc_limit = 2300 
WTRc_limit = 7684 
RTWc_limit = 34539 
CCDLc_limit = 13263 
rwq = 0 
CCDLc_limit_alone = 9217 
WTRc_limit_alone = 6925 
RTWc_limit_alone = 31252 

Commands details: 
total_CMD = 52809 
n_nop = 12432 
Read = 30702 
Write = 0 
L2_Alloc = 0 
L2_WB = 5460 
n_act = 8932 
n_pre = 8916 
n_ref = 0 
n_req = 32067 
total_req = 36162 

Dual Bus Interface Util: 
issued_total_row = 17848 
issued_total_col = 36162 
Row_Bus_Util =  0.337973 
CoL_Bus_Util = 0.684770 
Either_Row_CoL_Bus_Util = 0.764586 
Issued_on_Two_Bus_Simul_Util = 0.258157 
issued_two_Eff = 0.337643 
queue_avg = 51.808403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8084
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12559 n_act=8777 n_pre=8761 n_ref_event=0 n_req=32053 n_rd=30690 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.6844
n_activity=47773 dram_eff=0.7565
bk0: 1926a 21491i bk1: 1927a 21517i bk2: 1921a 19105i bk3: 1922a 21281i bk4: 1875a 21741i bk5: 1887a 21001i bk6: 1924a 22478i bk7: 1922a 21705i bk8: 1922a 21301i bk9: 1923a 23110i bk10: 1922a 22349i bk11: 1927a 22083i bk12: 1926a 23018i bk13: 1923a 21535i bk14: 1920a 22776i bk15: 1923a 22409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726172
Row_Buffer_Locality_read = 0.741414
Row_Buffer_Locality_write = 0.382979
Bank_Level_Parallism = 11.095407
Bank_Level_Parallism_Col = 6.905532
Bank_Level_Parallism_Ready = 2.498008
write_to_read_ratio_blp_rw_average = 0.298087
GrpLevelPara = 3.433170 

BW Util details:
bwutil = 0.684391 
total_CMD = 52809 
util_bw = 36142 
Wasted_Col = 11149 
Wasted_Row = 305 
Idle = 5213 

BW Util Bottlenecks: 
RCDc_limit = 21482 
RCDWRc_limit = 2340 
WTRc_limit = 7779 
RTWc_limit = 37335 
CCDLc_limit = 13933 
rwq = 0 
CCDLc_limit_alone = 9546 
WTRc_limit_alone = 6988 
RTWc_limit_alone = 33739 

Commands details: 
total_CMD = 52809 
n_nop = 12559 
Read = 30690 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 8777 
n_pre = 8761 
n_ref = 0 
n_req = 32053 
total_req = 36142 

Dual Bus Interface Util: 
issued_total_row = 17538 
issued_total_col = 36142 
Row_Bus_Util =  0.332102 
CoL_Bus_Util = 0.684391 
Either_Row_CoL_Bus_Util = 0.762181 
Issued_on_Two_Bus_Simul_Util = 0.254313 
issued_two_Eff = 0.333665 
queue_avg = 52.928120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.9281
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12435 n_act=8806 n_pre=8790 n_ref_event=0 n_req=32070 n_rd=30703 n_rd_L2_A=0 n_write=0 n_wr_bk=5468 bw_util=0.6849
n_activity=47853 dram_eff=0.7559
bk0: 1920a 21103i bk1: 1926a 21715i bk2: 1927a 22406i bk3: 1925a 20439i bk4: 1874a 21619i bk5: 1884a 21717i bk6: 1924a 21203i bk7: 1927a 21090i bk8: 1922a 21620i bk9: 1927a 21597i bk10: 1924a 21382i bk11: 1923a 21120i bk12: 1921a 23385i bk13: 1927a 20394i bk14: 1929a 22293i bk15: 1923a 23464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725413
Row_Buffer_Locality_read = 0.741035
Row_Buffer_Locality_write = 0.374543
Bank_Level_Parallism = 11.140988
Bank_Level_Parallism_Col = 6.933923
Bank_Level_Parallism_Ready = 2.479445
write_to_read_ratio_blp_rw_average = 0.301559
GrpLevelPara = 3.429756 

BW Util details:
bwutil = 0.684940 
total_CMD = 52809 
util_bw = 36171 
Wasted_Col = 11143 
Wasted_Row = 300 
Idle = 5195 

BW Util Bottlenecks: 
RCDc_limit = 21764 
RCDWRc_limit = 2505 
WTRc_limit = 7508 
RTWc_limit = 38494 
CCDLc_limit = 14046 
rwq = 0 
CCDLc_limit_alone = 9697 
WTRc_limit_alone = 6824 
RTWc_limit_alone = 34829 

Commands details: 
total_CMD = 52809 
n_nop = 12435 
Read = 30703 
Write = 0 
L2_Alloc = 0 
L2_WB = 5468 
n_act = 8806 
n_pre = 8790 
n_ref = 0 
n_req = 32070 
total_req = 36171 

Dual Bus Interface Util: 
issued_total_row = 17596 
issued_total_col = 36171 
Row_Bus_Util =  0.333201 
CoL_Bus_Util = 0.684940 
Either_Row_CoL_Bus_Util = 0.764529 
Issued_on_Two_Bus_Simul_Util = 0.253612 
issued_two_Eff = 0.331723 
queue_avg = 53.519817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5198
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12499 n_act=8778 n_pre=8762 n_ref_event=0 n_req=32062 n_rd=30698 n_rd_L2_A=0 n_write=0 n_wr_bk=5456 bw_util=0.6846
n_activity=47896 dram_eff=0.7548
bk0: 1922a 22026i bk1: 1923a 21698i bk2: 1925a 21180i bk3: 1927a 21639i bk4: 1875a 22571i bk5: 1881a 22180i bk6: 1924a 22315i bk7: 1925a 21992i bk8: 1922a 21939i bk9: 1924a 22438i bk10: 1925a 22846i bk11: 1926a 21930i bk12: 1921a 21452i bk13: 1924a 22148i bk14: 1927a 22991i bk15: 1927a 21864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726218
Row_Buffer_Locality_read = 0.741872
Row_Buffer_Locality_write = 0.373900
Bank_Level_Parallism = 11.006220
Bank_Level_Parallism_Col = 6.815321
Bank_Level_Parallism_Ready = 2.464458
write_to_read_ratio_blp_rw_average = 0.292747
GrpLevelPara = 3.417027 

BW Util details:
bwutil = 0.684618 
total_CMD = 52809 
util_bw = 36154 
Wasted_Col = 11021 
Wasted_Row = 416 
Idle = 5218 

BW Util Bottlenecks: 
RCDc_limit = 20993 
RCDWRc_limit = 2383 
WTRc_limit = 7720 
RTWc_limit = 35568 
CCDLc_limit = 13079 
rwq = 0 
CCDLc_limit_alone = 9033 
WTRc_limit_alone = 6968 
RTWc_limit_alone = 32274 

Commands details: 
total_CMD = 52809 
n_nop = 12499 
Read = 30698 
Write = 0 
L2_Alloc = 0 
L2_WB = 5456 
n_act = 8778 
n_pre = 8762 
n_ref = 0 
n_req = 32062 
total_req = 36154 

Dual Bus Interface Util: 
issued_total_row = 17540 
issued_total_col = 36154 
Row_Bus_Util =  0.332140 
CoL_Bus_Util = 0.684618 
Either_Row_CoL_Bus_Util = 0.763317 
Issued_on_Two_Bus_Simul_Util = 0.253442 
issued_two_Eff = 0.332027 
queue_avg = 52.053780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0538
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52809 n_nop=12567 n_act=8742 n_pre=8726 n_ref_event=0 n_req=32063 n_rd=30697 n_rd_L2_A=0 n_write=0 n_wr_bk=5464 bw_util=0.6848
n_activity=47746 dram_eff=0.7574
bk0: 1928a 20352i bk1: 1925a 23402i bk2: 1920a 21367i bk3: 1923a 21587i bk4: 1878a 21895i bk5: 1885a 21008i bk6: 1925a 22407i bk7: 1921a 22560i bk8: 1922a 22084i bk9: 1924a 22602i bk10: 1922a 23034i bk11: 1926a 22000i bk12: 1928a 22522i bk13: 1922a 23614i bk14: 1926a 21554i bk15: 1922a 22747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727349
Row_Buffer_Locality_read = 0.743558
Row_Buffer_Locality_write = 0.363104
Bank_Level_Parallism = 10.990341
Bank_Level_Parallism_Col = 6.833793
Bank_Level_Parallism_Ready = 2.438539
write_to_read_ratio_blp_rw_average = 0.298152
GrpLevelPara = 3.427035 

BW Util details:
bwutil = 0.684751 
total_CMD = 52809 
util_bw = 36161 
Wasted_Col = 11026 
Wasted_Row = 334 
Idle = 5288 

BW Util Bottlenecks: 
RCDc_limit = 20779 
RCDWRc_limit = 2437 
WTRc_limit = 7894 
RTWc_limit = 34961 
CCDLc_limit = 13286 
rwq = 0 
CCDLc_limit_alone = 9287 
WTRc_limit_alone = 7104 
RTWc_limit_alone = 31752 

Commands details: 
total_CMD = 52809 
n_nop = 12567 
Read = 30697 
Write = 0 
L2_Alloc = 0 
L2_WB = 5464 
n_act = 8742 
n_pre = 8726 
n_ref = 0 
n_req = 32063 
total_req = 36161 

Dual Bus Interface Util: 
issued_total_row = 17468 
issued_total_col = 36161 
Row_Bus_Util =  0.330777 
CoL_Bus_Util = 0.684751 
Either_Row_CoL_Bus_Util = 0.762029 
Issued_on_Two_Bus_Simul_Util = 0.253498 
issued_two_Eff = 0.332662 
queue_avg = 53.287167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.2872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19737, Miss = 19729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 19726, Miss = 19719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 19738, Miss = 19733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19707, Miss = 19703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 19741, Miss = 19740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19716, Miss = 19713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19750, Miss = 19738, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 19707, Miss = 19700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 19721, Miss = 19711, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 19735, Miss = 19729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 19712, Miss = 19707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19721, Miss = 19715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19703, Miss = 19698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19720, Miss = 19716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 19702, Miss = 19695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 19746, Miss = 19736, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19738, Miss = 19732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 19693, Miss = 19687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 19737, Miss = 19733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 19710, Miss = 19704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 19732, Miss = 19725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 19708, Miss = 19704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 19735, Miss = 19730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 19700, Miss = 19692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 19699, Miss = 19697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19724, Miss = 19718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 19707, Miss = 19700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 19728, Miss = 19723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 19803, Miss = 19716, Miss_rate = 0.996, Pending_hits = 3, Reservation_fails = 133
L2_cache_bank[29]: Access = 19731, Miss = 19723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 19785, Miss = 19703, Miss_rate = 0.996, Pending_hits = 3, Reservation_fails = 382
L2_cache_bank[31]: Access = 19711, Miss = 19706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56
L2_cache_bank[32]: Access = 19716, Miss = 19712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 19706, Miss = 19700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 19745, Miss = 19738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 19733, Miss = 19729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 19731, Miss = 19723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 19744, Miss = 19737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 19727, Miss = 19723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 19702, Miss = 19699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 19716, Miss = 19710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 19740, Miss = 19729, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 19736, Miss = 19733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 19760, Miss = 19751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 19745, Miss = 19736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 19736, Miss = 19729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 19718, Miss = 19711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 19730, Miss = 19721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 19749, Miss = 19740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 19744, Miss = 19741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 19717, Miss = 19713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 19735, Miss = 19725, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 19724, Miss = 19720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 19740, Miss = 19732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 19731, Miss = 19724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 19742, Miss = 19737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 19735, Miss = 19730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 19743, Miss = 19738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 19727, Miss = 19722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 19706, Miss = 19705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 19715, Miss = 19710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 19722, Miss = 19717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 19744, Miss = 19738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 19758, Miss = 19755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1262640
L2_total_cache_misses = 1262103
L2_total_cache_miss_rate = 0.9996
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 247104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 734999
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 218750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 982640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 280000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 515
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.218

icnt_total_pkts_mem_to_simt=1262640
icnt_total_pkts_simt_to_mem=1262640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1262640
Req_Network_cycles = 70329
Req_Network_injected_packets_per_cycle =      17.9533 
Req_Network_conflicts_per_cycle =       9.4700
Req_Network_conflicts_per_cycle_util =      10.3576
Req_Bank_Level_Parallism =      19.6361
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2052
Req_Network_out_buffer_full_per_cycle =       0.0274
Req_Network_out_buffer_avg_util =     141.3551

Reply_Network_injected_packets_num = 1262640
Reply_Network_cycles = 70329
Reply_Network_injected_packets_per_cycle =       17.9533
Reply_Network_conflicts_per_cycle =        5.5841
Reply_Network_conflicts_per_cycle_util =       6.1628
Reply_Bank_Level_Parallism =      19.8139
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.3315
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2244
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 29 sec (329 sec)
gpgpu_simulation_rate = 117659 (inst/sec)
gpgpu_simulation_rate = 213 (cycle/sec)
gpgpu_silicon_slowdown = 5314553x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa22831c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228318..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa2283d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa2283d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ad21d2a5b7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e0 (test.1.sm_70.ptx:188) @%p9 bra $L__BB1_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (test.1.sm_70.ptx:599) mul.lo.s32 %r58, %r7, %r227;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x618 (test.1.sm_70.ptx:262) @%p10 bra $L__BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (test.1.sm_70.ptx:374) setp.gt.s32 %p16, %r9, 4095;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x630 (test.1.sm_70.ptx:266) @%p11 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (test.1.sm_70.ptx:297) setp.lt.u32 %p14, %r11, 768;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x678 (test.1.sm_70.ptx:276) @%p12 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (test.1.sm_70.ptx:297) setp.lt.u32 %p14, %r11, 768;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6c0 (test.1.sm_70.ptx:286) @%p13 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (test.1.sm_70.ptx:297) setp.lt.u32 %p14, %r11, 768;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x708 (test.1.sm_70.ptx:298) @%p14 bra $L__BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (test.1.sm_70.ptx:374) setp.gt.s32 %p16, %r9, 4095;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x940 (test.1.sm_70.ptx:371) @%p15 bra $L__BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (test.1.sm_70.ptx:374) setp.gt.s32 %p16, %r9, 4095;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x950 (test.1.sm_70.ptx:375) @%p16 bra $L__BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (test.1.sm_70.ptx:529) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x968 (test.1.sm_70.ptx:379) @%p17 bra $L__BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (test.1.sm_70.ptx:428) setp.lt.u32 %p23, %r12, 768;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x980 (test.1.sm_70.ptx:383) @%p18 bra $L__BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (test.1.sm_70.ptx:392) st.shared.f32 [%r23], %f721;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9c8 (test.1.sm_70.ptx:395) @%p19 bra $L__BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (test.1.sm_70.ptx:428) setp.lt.u32 %p23, %r12, 768;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (test.1.sm_70.ptx:399) @%p20 bra $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (test.1.sm_70.ptx:408) st.shared.f32 [%r31], %f722;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xa28 (test.1.sm_70.ptx:411) @%p21 bra $L__BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (test.1.sm_70.ptx:428) setp.lt.u32 %p23, %r12, 768;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xa40 (test.1.sm_70.ptx:415) @%p22 bra $L__BB1_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (test.1.sm_70.ptx:424) st.shared.f32 [%r34], %f723;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa88 (test.1.sm_70.ptx:429) @%p23 bra $L__BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (test.1.sm_70.ptx:529) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xae0 (test.1.sm_70.ptx:442) @%p24 bra $L__BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb10 (test.1.sm_70.ptx:451) mad.lo.s32 %r351, %r42, 132, %r267;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb78 (test.1.sm_70.ptx:464) @%p25 bra $L__BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (test.1.sm_70.ptx:473) mad.lo.s32 %r362, %r45, 132, %r267;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xc20 (test.1.sm_70.ptx:488) @%p26 bra $L__BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc50 (test.1.sm_70.ptx:497) mad.lo.s32 %r373, %r48, 132, %r267;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xcb8 (test.1.sm_70.ptx:510) @%p27 bra $L__BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce8 (test.1.sm_70.ptx:519) mad.lo.s32 %r384, %r51, 132, %r267;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xd20 (test.1.sm_70.ptx:526) @%p28 bra $L__BB1_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (test.1.sm_70.ptx:529) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf10 (test.1.sm_70.ptx:592) @%p29 bra $L__BB1_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf18 (test.1.sm_70.ptx:594) add.s32 %r509, %r509, 32;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xf28 (test.1.sm_70.ptx:596) @%p30 bra $L__BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (test.1.sm_70.ptx:599) mul.lo.s32 %r58, %r7, %r227;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf58 (test.1.sm_70.ptx:604) @%p33 bra $L__BB1_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xf60 (test.1.sm_70.ptx:605) bra.uni $L__BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3140 (test.1.sm_70.ptx:1915) setp.eq.s32 %p34, %r230, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xfb8 (test.1.sm_70.ptx:618) @%p120 bra $L__BB1_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (test.1.sm_70.ptx:693) setp.ge.s32 %p127, %r7, %r228;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xfd8 (test.1.sm_70.ptx:623) @%p121 bra $L__BB1_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (test.1.sm_70.ptx:645) add.s32 %r429, %r89, -1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1008 (test.1.sm_70.ptx:630) @%p122 bra $L__BB1_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (test.1.sm_70.ptx:645) add.s32 %r429, %r89, -1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1038 (test.1.sm_70.ptx:637) @%p123 bra $L__BB1_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (test.1.sm_70.ptx:645) add.s32 %r429, %r89, -1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1070 (test.1.sm_70.ptx:647) @%p124 bra $L__BB1_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (test.1.sm_70.ptx:678) mul.wide.s32 %rd286, %r4, 4;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1138 (test.1.sm_70.ptx:675) @%p125 bra $L__BB1_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (test.1.sm_70.ptx:678) mul.wide.s32 %rd286, %r4, 4;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1188 (test.1.sm_70.ptx:687) @%p126 bra $L__BB1_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (test.1.sm_70.ptx:693) setp.ge.s32 %p127, %r7, %r228;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x11e0 (test.1.sm_70.ptx:701) @%p129 bra $L__BB1_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e0 (test.1.sm_70.ptx:779) setp.ge.s32 %p136, %r4, %r227;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1200 (test.1.sm_70.ptx:706) @%p130 bra $L__BB1_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1288 (test.1.sm_70.ptx:728) add.s32 %r434, %r89, -1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1230 (test.1.sm_70.ptx:713) @%p131 bra $L__BB1_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1288 (test.1.sm_70.ptx:728) add.s32 %r434, %r89, -1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1260 (test.1.sm_70.ptx:720) @%p132 bra $L__BB1_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1288 (test.1.sm_70.ptx:728) add.s32 %r434, %r89, -1;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1298 (test.1.sm_70.ptx:730) @%p133 bra $L__BB1_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1368 (test.1.sm_70.ptx:761) mul.wide.s32 %rd294, %r99, 4;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1360 (test.1.sm_70.ptx:758) @%p134 bra $L__BB1_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1368 (test.1.sm_70.ptx:761) mul.wide.s32 %rd294, %r99, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x13b0 (test.1.sm_70.ptx:770) @%p135 bra $L__BB1_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e0 (test.1.sm_70.ptx:779) setp.ge.s32 %p136, %r4, %r227;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1428 (test.1.sm_70.ptx:788) @%p138 bra $L__BB1_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1610 (test.1.sm_70.ptx:863) or.pred %p147, %p137, %p128;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1448 (test.1.sm_70.ptx:793) @%p139 bra $L__BB1_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (test.1.sm_70.ptx:815) add.s32 %r440, %r89, -1;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1478 (test.1.sm_70.ptx:800) @%p140 bra $L__BB1_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (test.1.sm_70.ptx:815) add.s32 %r440, %r89, -1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x14a8 (test.1.sm_70.ptx:807) @%p141 bra $L__BB1_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d0 (test.1.sm_70.ptx:815) add.s32 %r440, %r89, -1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x14e0 (test.1.sm_70.ptx:817) @%p142 bra $L__BB1_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b0 (test.1.sm_70.ptx:848) mul.wide.s32 %rd305, %r4, 4;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x15a8 (test.1.sm_70.ptx:845) @%p143 bra $L__BB1_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b0 (test.1.sm_70.ptx:848) mul.wide.s32 %rd305, %r4, 4;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x15f8 (test.1.sm_70.ptx:857) @%p144 bra $L__BB1_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1610 (test.1.sm_70.ptx:863) or.pred %p147, %p137, %p128;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1618 (test.1.sm_70.ptx:864) @%p147 bra $L__BB1_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1818 (test.1.sm_70.ptx:942) add.s32 %r125, %r7, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1638 (test.1.sm_70.ptx:869) @%p148 bra $L__BB1_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (test.1.sm_70.ptx:891) add.s32 %r444, %r89, -1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1668 (test.1.sm_70.ptx:876) @%p149 bra $L__BB1_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (test.1.sm_70.ptx:891) add.s32 %r444, %r89, -1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1698 (test.1.sm_70.ptx:883) @%p150 bra $L__BB1_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (test.1.sm_70.ptx:891) add.s32 %r444, %r89, -1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x16d0 (test.1.sm_70.ptx:893) @%p151 bra $L__BB1_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a0 (test.1.sm_70.ptx:924) mul.wide.s32 %rd312, %r99, 4;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1798 (test.1.sm_70.ptx:921) @%p152 bra $L__BB1_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a0 (test.1.sm_70.ptx:924) mul.wide.s32 %rd312, %r99, 4;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x17e8 (test.1.sm_70.ptx:933) @%p153 bra $L__BB1_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1818 (test.1.sm_70.ptx:942) add.s32 %r125, %r7, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1858 (test.1.sm_70.ptx:950) @%p156 bra $L__BB1_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a40 (test.1.sm_70.ptx:1025) or.pred %p165, %p155, %p128;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1878 (test.1.sm_70.ptx:955) @%p157 bra $L__BB1_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (test.1.sm_70.ptx:977) add.s32 %r450, %r89, -1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x18a8 (test.1.sm_70.ptx:962) @%p158 bra $L__BB1_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (test.1.sm_70.ptx:977) add.s32 %r450, %r89, -1;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x18d8 (test.1.sm_70.ptx:969) @%p159 bra $L__BB1_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (test.1.sm_70.ptx:977) add.s32 %r450, %r89, -1;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1910 (test.1.sm_70.ptx:979) @%p160 bra $L__BB1_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (test.1.sm_70.ptx:1010) mul.wide.s32 %rd323, %r4, 4;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x19d8 (test.1.sm_70.ptx:1007) @%p161 bra $L__BB1_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (test.1.sm_70.ptx:1010) mul.wide.s32 %rd323, %r4, 4;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1a28 (test.1.sm_70.ptx:1019) @%p162 bra $L__BB1_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a40 (test.1.sm_70.ptx:1025) or.pred %p165, %p155, %p128;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1a48 (test.1.sm_70.ptx:1026) @%p165 bra $L__BB1_166;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c48 (test.1.sm_70.ptx:1104) add.s32 %r142, %r7, 3;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1a68 (test.1.sm_70.ptx:1031) @%p166 bra $L__BB1_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (test.1.sm_70.ptx:1053) add.s32 %r454, %r89, -1;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1a98 (test.1.sm_70.ptx:1038) @%p167 bra $L__BB1_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (test.1.sm_70.ptx:1053) add.s32 %r454, %r89, -1;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1ac8 (test.1.sm_70.ptx:1045) @%p168 bra $L__BB1_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (test.1.sm_70.ptx:1053) add.s32 %r454, %r89, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1b00 (test.1.sm_70.ptx:1055) @%p169 bra $L__BB1_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (test.1.sm_70.ptx:1086) mul.wide.s32 %rd330, %r99, 4;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x1bc8 (test.1.sm_70.ptx:1083) @%p170 bra $L__BB1_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (test.1.sm_70.ptx:1086) mul.wide.s32 %rd330, %r99, 4;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1c18 (test.1.sm_70.ptx:1095) @%p171 bra $L__BB1_166;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c48 (test.1.sm_70.ptx:1104) add.s32 %r142, %r7, 3;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1c88 (test.1.sm_70.ptx:1112) @%p174 bra $L__BB1_176;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e70 (test.1.sm_70.ptx:1187) or.pred %p183, %p173, %p128;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x1ca8 (test.1.sm_70.ptx:1117) @%p175 bra $L__BB1_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (test.1.sm_70.ptx:1139) add.s32 %r460, %r89, -1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x1cd8 (test.1.sm_70.ptx:1124) @%p176 bra $L__BB1_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (test.1.sm_70.ptx:1139) add.s32 %r460, %r89, -1;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1d08 (test.1.sm_70.ptx:1131) @%p177 bra $L__BB1_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (test.1.sm_70.ptx:1139) add.s32 %r460, %r89, -1;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1d40 (test.1.sm_70.ptx:1141) @%p178 bra $L__BB1_174;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e10 (test.1.sm_70.ptx:1172) mul.wide.s32 %rd341, %r4, 4;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1e08 (test.1.sm_70.ptx:1169) @%p179 bra $L__BB1_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e10 (test.1.sm_70.ptx:1172) mul.wide.s32 %rd341, %r4, 4;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1e58 (test.1.sm_70.ptx:1181) @%p180 bra $L__BB1_176;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e70 (test.1.sm_70.ptx:1187) or.pred %p183, %p173, %p128;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1e78 (test.1.sm_70.ptx:1188) @%p183 bra $L__BB1_186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2078 (test.1.sm_70.ptx:1266) add.s32 %r159, %r7, 4;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1e98 (test.1.sm_70.ptx:1193) @%p184 bra $L__BB1_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (test.1.sm_70.ptx:1215) add.s32 %r464, %r89, -1;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1ec8 (test.1.sm_70.ptx:1200) @%p185 bra $L__BB1_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (test.1.sm_70.ptx:1215) add.s32 %r464, %r89, -1;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1ef8 (test.1.sm_70.ptx:1207) @%p186 bra $L__BB1_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (test.1.sm_70.ptx:1215) add.s32 %r464, %r89, -1;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1f30 (test.1.sm_70.ptx:1217) @%p187 bra $L__BB1_184;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (test.1.sm_70.ptx:1248) mul.wide.s32 %rd348, %r99, 4;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1ff8 (test.1.sm_70.ptx:1245) @%p188 bra $L__BB1_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (test.1.sm_70.ptx:1248) mul.wide.s32 %rd348, %r99, 4;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2048 (test.1.sm_70.ptx:1257) @%p189 bra $L__BB1_186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2078 (test.1.sm_70.ptx:1266) add.s32 %r159, %r7, 4;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x20b8 (test.1.sm_70.ptx:1274) @%p192 bra $L__BB1_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (test.1.sm_70.ptx:1349) or.pred %p201, %p191, %p128;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x20d8 (test.1.sm_70.ptx:1279) @%p193 bra $L__BB1_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2160 (test.1.sm_70.ptx:1301) add.s32 %r470, %r89, -1;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2108 (test.1.sm_70.ptx:1286) @%p194 bra $L__BB1_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2160 (test.1.sm_70.ptx:1301) add.s32 %r470, %r89, -1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2138 (test.1.sm_70.ptx:1293) @%p195 bra $L__BB1_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2160 (test.1.sm_70.ptx:1301) add.s32 %r470, %r89, -1;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2170 (test.1.sm_70.ptx:1303) @%p196 bra $L__BB1_194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2240 (test.1.sm_70.ptx:1334) mul.wide.s32 %rd359, %r4, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2238 (test.1.sm_70.ptx:1331) @%p197 bra $L__BB1_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2240 (test.1.sm_70.ptx:1334) mul.wide.s32 %rd359, %r4, 4;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2288 (test.1.sm_70.ptx:1343) @%p198 bra $L__BB1_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (test.1.sm_70.ptx:1349) or.pred %p201, %p191, %p128;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x22a8 (test.1.sm_70.ptx:1350) @%p201 bra $L__BB1_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (test.1.sm_70.ptx:1428) add.s32 %r176, %r7, 5;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x22c8 (test.1.sm_70.ptx:1355) @%p202 bra $L__BB1_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2350 (test.1.sm_70.ptx:1377) add.s32 %r474, %r89, -1;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x22f8 (test.1.sm_70.ptx:1362) @%p203 bra $L__BB1_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2350 (test.1.sm_70.ptx:1377) add.s32 %r474, %r89, -1;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x2328 (test.1.sm_70.ptx:1369) @%p204 bra $L__BB1_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2350 (test.1.sm_70.ptx:1377) add.s32 %r474, %r89, -1;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2360 (test.1.sm_70.ptx:1379) @%p205 bra $L__BB1_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2430 (test.1.sm_70.ptx:1410) mul.wide.s32 %rd366, %r99, 4;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x2428 (test.1.sm_70.ptx:1407) @%p206 bra $L__BB1_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2430 (test.1.sm_70.ptx:1410) mul.wide.s32 %rd366, %r99, 4;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x2478 (test.1.sm_70.ptx:1419) @%p207 bra $L__BB1_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (test.1.sm_70.ptx:1428) add.s32 %r176, %r7, 5;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x24e8 (test.1.sm_70.ptx:1436) @%p210 bra $L__BB1_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (test.1.sm_70.ptx:1511) or.pred %p219, %p209, %p128;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x2508 (test.1.sm_70.ptx:1441) @%p211 bra $L__BB1_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (test.1.sm_70.ptx:1463) add.s32 %r480, %r89, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x2538 (test.1.sm_70.ptx:1448) @%p212 bra $L__BB1_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (test.1.sm_70.ptx:1463) add.s32 %r480, %r89, -1;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2568 (test.1.sm_70.ptx:1455) @%p213 bra $L__BB1_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (test.1.sm_70.ptx:1463) add.s32 %r480, %r89, -1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x25a0 (test.1.sm_70.ptx:1465) @%p214 bra $L__BB1_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2670 (test.1.sm_70.ptx:1496) mul.wide.s32 %rd377, %r4, 4;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x2668 (test.1.sm_70.ptx:1493) @%p215 bra $L__BB1_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2670 (test.1.sm_70.ptx:1496) mul.wide.s32 %rd377, %r4, 4;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x26b8 (test.1.sm_70.ptx:1505) @%p216 bra $L__BB1_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d0 (test.1.sm_70.ptx:1511) or.pred %p219, %p209, %p128;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x26d8 (test.1.sm_70.ptx:1512) @%p219 bra $L__BB1_226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d8 (test.1.sm_70.ptx:1590) add.s32 %r193, %r7, 6;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x26f8 (test.1.sm_70.ptx:1517) @%p220 bra $L__BB1_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (test.1.sm_70.ptx:1539) add.s32 %r484, %r89, -1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x2728 (test.1.sm_70.ptx:1524) @%p221 bra $L__BB1_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (test.1.sm_70.ptx:1539) add.s32 %r484, %r89, -1;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x2758 (test.1.sm_70.ptx:1531) @%p222 bra $L__BB1_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (test.1.sm_70.ptx:1539) add.s32 %r484, %r89, -1;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x2790 (test.1.sm_70.ptx:1541) @%p223 bra $L__BB1_224;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2860 (test.1.sm_70.ptx:1572) mul.wide.s32 %rd384, %r99, 4;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2858 (test.1.sm_70.ptx:1569) @%p224 bra $L__BB1_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2860 (test.1.sm_70.ptx:1572) mul.wide.s32 %rd384, %r99, 4;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x28a8 (test.1.sm_70.ptx:1581) @%p225 bra $L__BB1_226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d8 (test.1.sm_70.ptx:1590) add.s32 %r193, %r7, 6;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x2918 (test.1.sm_70.ptx:1598) @%p228 bra $L__BB1_236;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b00 (test.1.sm_70.ptx:1673) or.pred %p237, %p227, %p128;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x2938 (test.1.sm_70.ptx:1603) @%p229 bra $L__BB1_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c0 (test.1.sm_70.ptx:1625) add.s32 %r490, %r89, -1;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x2968 (test.1.sm_70.ptx:1610) @%p230 bra $L__BB1_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c0 (test.1.sm_70.ptx:1625) add.s32 %r490, %r89, -1;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x2998 (test.1.sm_70.ptx:1617) @%p231 bra $L__BB1_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c0 (test.1.sm_70.ptx:1625) add.s32 %r490, %r89, -1;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x29d0 (test.1.sm_70.ptx:1627) @%p232 bra $L__BB1_234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa0 (test.1.sm_70.ptx:1658) mul.wide.s32 %rd395, %r4, 4;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2a98 (test.1.sm_70.ptx:1655) @%p233 bra $L__BB1_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa0 (test.1.sm_70.ptx:1658) mul.wide.s32 %rd395, %r4, 4;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2ae8 (test.1.sm_70.ptx:1667) @%p234 bra $L__BB1_236;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b00 (test.1.sm_70.ptx:1673) or.pred %p237, %p227, %p128;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x2b08 (test.1.sm_70.ptx:1674) @%p237 bra $L__BB1_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d08 (test.1.sm_70.ptx:1752) add.s32 %r210, %r7, 7;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2b28 (test.1.sm_70.ptx:1679) @%p238 bra $L__BB1_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (test.1.sm_70.ptx:1701) add.s32 %r494, %r89, -1;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2b58 (test.1.sm_70.ptx:1686) @%p239 bra $L__BB1_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (test.1.sm_70.ptx:1701) add.s32 %r494, %r89, -1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x2b88 (test.1.sm_70.ptx:1693) @%p240 bra $L__BB1_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (test.1.sm_70.ptx:1701) add.s32 %r494, %r89, -1;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2bc0 (test.1.sm_70.ptx:1703) @%p241 bra $L__BB1_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c90 (test.1.sm_70.ptx:1734) mul.wide.s32 %rd402, %r99, 4;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2c88 (test.1.sm_70.ptx:1731) @%p242 bra $L__BB1_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c90 (test.1.sm_70.ptx:1734) mul.wide.s32 %rd402, %r99, 4;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2cd8 (test.1.sm_70.ptx:1743) @%p243 bra $L__BB1_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d08 (test.1.sm_70.ptx:1752) add.s32 %r210, %r7, 7;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2d48 (test.1.sm_70.ptx:1760) @%p246 bra $L__BB1_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (test.1.sm_70.ptx:1835) or.pred %p255, %p245, %p128;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2d68 (test.1.sm_70.ptx:1765) @%p247 bra $L__BB1_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (test.1.sm_70.ptx:1787) add.s32 %r500, %r89, -1;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2d98 (test.1.sm_70.ptx:1772) @%p248 bra $L__BB1_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (test.1.sm_70.ptx:1787) add.s32 %r500, %r89, -1;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2dc8 (test.1.sm_70.ptx:1779) @%p249 bra $L__BB1_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (test.1.sm_70.ptx:1787) add.s32 %r500, %r89, -1;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2e00 (test.1.sm_70.ptx:1789) @%p250 bra $L__BB1_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed0 (test.1.sm_70.ptx:1820) mul.wide.s32 %rd413, %r4, 4;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2ec8 (test.1.sm_70.ptx:1817) @%p251 bra $L__BB1_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed0 (test.1.sm_70.ptx:1820) mul.wide.s32 %rd413, %r4, 4;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2f18 (test.1.sm_70.ptx:1829) @%p252 bra $L__BB1_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (test.1.sm_70.ptx:1835) or.pred %p255, %p245, %p128;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2f38 (test.1.sm_70.ptx:1836) @%p255 bra $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2f58 (test.1.sm_70.ptx:1841) @%p256 bra $L__BB1_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe0 (test.1.sm_70.ptx:1863) add.s32 %r504, %r89, -1;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2f88 (test.1.sm_70.ptx:1848) @%p257 bra $L__BB1_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe0 (test.1.sm_70.ptx:1863) add.s32 %r504, %r89, -1;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2fb8 (test.1.sm_70.ptx:1855) @%p258 bra $L__BB1_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe0 (test.1.sm_70.ptx:1863) add.s32 %r504, %r89, -1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2ff0 (test.1.sm_70.ptx:1865) @%p259 bra $L__BB1_264;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30c0 (test.1.sm_70.ptx:1896) mul.wide.s32 %rd420, %r99, 4;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x30b8 (test.1.sm_70.ptx:1893) @%p260 bra $L__BB1_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30c0 (test.1.sm_70.ptx:1896) mul.wide.s32 %rd420, %r99, 4;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3120 (test.1.sm_70.ptx:1908) @%p261 bra $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3138 (test.1.sm_70.ptx:1912) bra.uni $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3148 (test.1.sm_70.ptx:1916) @%p34 bra $L__BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d8 (test.1.sm_70.ptx:1979) add.s32 %r61, %r7, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x3158 (test.1.sm_70.ptx:1919) @%p35 bra $L__BB1_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31a8 (test.1.sm_70.ptx:1932) setp.ge.s32 %p36, %r7, %r228;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x31c8 (test.1.sm_70.ptx:1936) @%p38 bra $L__BB1_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d8 (test.1.sm_70.ptx:1979) add.s32 %r61, %r7, 1;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x3218 (test.1.sm_70.ptx:1947) bra.uni $L__BB1_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d8 (test.1.sm_70.ptx:1979) add.s32 %r61, %r7, 1;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3228 (test.1.sm_70.ptx:1951) @%p39 bra $L__BB1_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (test.1.sm_70.ptx:1963) setp.ge.s32 %p40, %r7, %r228;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3290 (test.1.sm_70.ptx:1967) @%p42 bra $L__BB1_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d8 (test.1.sm_70.ptx:1979) add.s32 %r61, %r7, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x32f8 (test.1.sm_70.ptx:1983) @%p34 bra $L__BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (test.1.sm_70.ptx:2046) add.s32 %r65, %r7, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3308 (test.1.sm_70.ptx:1986) @%p46 bra $L__BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3358 (test.1.sm_70.ptx:1999) setp.ge.s32 %p47, %r61, %r228;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x3378 (test.1.sm_70.ptx:2003) @%p49 bra $L__BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (test.1.sm_70.ptx:2046) add.s32 %r65, %r7, 2;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x33c8 (test.1.sm_70.ptx:2014) bra.uni $L__BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (test.1.sm_70.ptx:2046) add.s32 %r65, %r7, 2;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x33d8 (test.1.sm_70.ptx:2018) @%p50 bra $L__BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3420 (test.1.sm_70.ptx:2030) setp.ge.s32 %p51, %r61, %r228;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x3440 (test.1.sm_70.ptx:2034) @%p53 bra $L__BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (test.1.sm_70.ptx:2046) add.s32 %r65, %r7, 2;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x34a8 (test.1.sm_70.ptx:2050) @%p34 bra $L__BB1_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3638 (test.1.sm_70.ptx:2113) add.s32 %r69, %r7, 3;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x34b8 (test.1.sm_70.ptx:2053) @%p57 bra $L__BB1_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (test.1.sm_70.ptx:2066) setp.ge.s32 %p58, %r65, %r228;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x3528 (test.1.sm_70.ptx:2070) @%p60 bra $L__BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3638 (test.1.sm_70.ptx:2113) add.s32 %r69, %r7, 3;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x3578 (test.1.sm_70.ptx:2081) bra.uni $L__BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3638 (test.1.sm_70.ptx:2113) add.s32 %r69, %r7, 3;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x3588 (test.1.sm_70.ptx:2085) @%p61 bra $L__BB1_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d0 (test.1.sm_70.ptx:2097) setp.ge.s32 %p62, %r65, %r228;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x35f0 (test.1.sm_70.ptx:2101) @%p64 bra $L__BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3638 (test.1.sm_70.ptx:2113) add.s32 %r69, %r7, 3;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x3658 (test.1.sm_70.ptx:2117) @%p34 bra $L__BB1_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (test.1.sm_70.ptx:2180) add.s32 %r73, %r7, 4;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x3668 (test.1.sm_70.ptx:2120) @%p68 bra $L__BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (test.1.sm_70.ptx:2133) setp.ge.s32 %p69, %r69, %r228;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x36d8 (test.1.sm_70.ptx:2137) @%p71 bra $L__BB1_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (test.1.sm_70.ptx:2180) add.s32 %r73, %r7, 4;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x3728 (test.1.sm_70.ptx:2148) bra.uni $L__BB1_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (test.1.sm_70.ptx:2180) add.s32 %r73, %r7, 4;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x3738 (test.1.sm_70.ptx:2152) @%p72 bra $L__BB1_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (test.1.sm_70.ptx:2164) setp.ge.s32 %p73, %r69, %r228;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x37a0 (test.1.sm_70.ptx:2168) @%p75 bra $L__BB1_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (test.1.sm_70.ptx:2180) add.s32 %r73, %r7, 4;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x3808 (test.1.sm_70.ptx:2184) @%p34 bra $L__BB1_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (test.1.sm_70.ptx:2247) add.s32 %r77, %r7, 5;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x3818 (test.1.sm_70.ptx:2187) @%p79 bra $L__BB1_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3868 (test.1.sm_70.ptx:2200) setp.ge.s32 %p80, %r73, %r228;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x3888 (test.1.sm_70.ptx:2204) @%p82 bra $L__BB1_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (test.1.sm_70.ptx:2247) add.s32 %r77, %r7, 5;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x38d8 (test.1.sm_70.ptx:2215) bra.uni $L__BB1_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (test.1.sm_70.ptx:2247) add.s32 %r77, %r7, 5;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x38e8 (test.1.sm_70.ptx:2219) @%p83 bra $L__BB1_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3930 (test.1.sm_70.ptx:2231) setp.ge.s32 %p84, %r73, %r228;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x3950 (test.1.sm_70.ptx:2235) @%p86 bra $L__BB1_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (test.1.sm_70.ptx:2247) add.s32 %r77, %r7, 5;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x39b8 (test.1.sm_70.ptx:2251) @%p34 bra $L__BB1_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b48 (test.1.sm_70.ptx:2314) add.s32 %r81, %r7, 6;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x39c8 (test.1.sm_70.ptx:2254) @%p90 bra $L__BB1_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a18 (test.1.sm_70.ptx:2267) setp.ge.s32 %p91, %r77, %r228;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x3a38 (test.1.sm_70.ptx:2271) @%p93 bra $L__BB1_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b48 (test.1.sm_70.ptx:2314) add.s32 %r81, %r7, 6;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x3a88 (test.1.sm_70.ptx:2282) bra.uni $L__BB1_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b48 (test.1.sm_70.ptx:2314) add.s32 %r81, %r7, 6;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x3a98 (test.1.sm_70.ptx:2286) @%p94 bra $L__BB1_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ae0 (test.1.sm_70.ptx:2298) setp.ge.s32 %p95, %r77, %r228;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x3b00 (test.1.sm_70.ptx:2302) @%p97 bra $L__BB1_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b48 (test.1.sm_70.ptx:2314) add.s32 %r81, %r7, 6;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x3b68 (test.1.sm_70.ptx:2318) @%p34 bra $L__BB1_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (test.1.sm_70.ptx:2381) add.s32 %r85, %r7, 7;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x3b78 (test.1.sm_70.ptx:2321) @%p101 bra $L__BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc8 (test.1.sm_70.ptx:2334) setp.ge.s32 %p102, %r81, %r228;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x3be8 (test.1.sm_70.ptx:2338) @%p104 bra $L__BB1_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (test.1.sm_70.ptx:2381) add.s32 %r85, %r7, 7;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x3c38 (test.1.sm_70.ptx:2349) bra.uni $L__BB1_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (test.1.sm_70.ptx:2381) add.s32 %r85, %r7, 7;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x3c48 (test.1.sm_70.ptx:2353) @%p105 bra $L__BB1_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (test.1.sm_70.ptx:2365) setp.ge.s32 %p106, %r81, %r228;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x3cb0 (test.1.sm_70.ptx:2369) @%p108 bra $L__BB1_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (test.1.sm_70.ptx:2381) add.s32 %r85, %r7, 7;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x3d18 (test.1.sm_70.ptx:2385) @%p34 bra $L__BB1_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x3d28 (test.1.sm_70.ptx:2388) @%p112 bra $L__BB1_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d78 (test.1.sm_70.ptx:2401) setp.ge.s32 %p113, %r85, %r228;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x3d98 (test.1.sm_70.ptx:2405) @%p115 bra $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x3de8 (test.1.sm_70.ptx:2416) bra.uni $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x3df8 (test.1.sm_70.ptx:2420) @%p116 bra $L__BB1_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e40 (test.1.sm_70.ptx:2432) setp.ge.s32 %p117, %r85, %r228;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x3e60 (test.1.sm_70.ptx:2436) @%p119 bra $L__BB1_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (test.1.sm_70.ptx:2448) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii' to stream 0, gridDim= (2,79,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: shmem regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z12gemmNT_T_kerILi32ELi128ELi2ELi8EEvPKfS1_PfS1_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 135448
gpu_sim_insn = 365260864
gpu_ipc =    2696.6870
gpu_tot_sim_cycle = 205777
gpu_tot_sim_insn = 403970864
gpu_tot_ipc =    1963.1488
gpu_tot_issued_cta = 2658
gpu_occupancy = 24.4457% 
gpu_tot_occupancy = 45.5490% 
max_total_param_size = 0
gpu_stall_dramfull = 2274293
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8769
partiton_level_parallism_total  =      10.6625
partiton_level_parallism_util =      11.3721
partiton_level_parallism_util_total  =      15.0065
L2_BW  =     249.1074 GB/Sec
L2_BW_total  =     386.2384 GB/Sec
gpu_total_sim_rate=366579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 71624, Miss = 30122, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[1]: Access = 72896, Miss = 30809, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[2]: Access = 71624, Miss = 30258, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[3]: Access = 60840, Miss = 25034, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[4]: Access = 57024, Miss = 23457, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[5]: Access = 56800, Miss = 23864, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[6]: Access = 56800, Miss = 23872, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[7]: Access = 74168, Miss = 31305, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[8]: Access = 71624, Miss = 30155, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[9]: Access = 71624, Miss = 30353, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[10]: Access = 71624, Miss = 30326, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[11]: Access = 71624, Miss = 30350, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[12]: Access = 72896, Miss = 30872, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[13]: Access = 72896, Miss = 30795, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[14]: Access = 70352, Miss = 29699, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[15]: Access = 72896, Miss = 30894, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[16]: Access = 70352, Miss = 29782, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[17]: Access = 72896, Miss = 30845, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[18]: Access = 72896, Miss = 30899, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[19]: Access = 70352, Miss = 29707, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[20]: Access = 71624, Miss = 30313, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[21]: Access = 71624, Miss = 30296, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[22]: Access = 71624, Miss = 30316, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[23]: Access = 72896, Miss = 30913, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[24]: Access = 71624, Miss = 30473, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[25]: Access = 71624, Miss = 30322, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[26]: Access = 72896, Miss = 30894, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[27]: Access = 70352, Miss = 29723, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[28]: Access = 70352, Miss = 29743, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[29]: Access = 71624, Miss = 30344, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[30]: Access = 74168, Miss = 31475, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[31]: Access = 72896, Miss = 30612, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[32]: Access = 71624, Miss = 30039, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[33]: Access = 70352, Miss = 29767, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[34]: Access = 74168, Miss = 31415, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[35]: Access = 74168, Miss = 31311, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[36]: Access = 71624, Miss = 30275, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[37]: Access = 71624, Miss = 30322, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[38]: Access = 71624, Miss = 30359, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[39]: Access = 72896, Miss = 30793, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[40]: Access = 71624, Miss = 30258, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[41]: Access = 71624, Miss = 30278, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[42]: Access = 71624, Miss = 30228, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[43]: Access = 71624, Miss = 30292, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[44]: Access = 70352, Miss = 29725, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 254
	L1D_cache_core[45]: Access = 72896, Miss = 30847, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[46]: Access = 71624, Miss = 30290, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[47]: Access = 71624, Miss = 30345, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[48]: Access = 71624, Miss = 30300, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[49]: Access = 71624, Miss = 30234, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[50]: Access = 72896, Miss = 30761, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[51]: Access = 71624, Miss = 30282, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[52]: Access = 71624, Miss = 30301, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[53]: Access = 71624, Miss = 30340, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[54]: Access = 71624, Miss = 30326, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[55]: Access = 70352, Miss = 29670, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[56]: Access = 71624, Miss = 30188, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 266
	L1D_cache_core[57]: Access = 71624, Miss = 30227, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[58]: Access = 71624, Miss = 30210, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[59]: Access = 71624, Miss = 30216, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[60]: Access = 71624, Miss = 30207, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[61]: Access = 72896, Miss = 30817, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[62]: Access = 70352, Miss = 29730, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[63]: Access = 72896, Miss = 30774, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[64]: Access = 71624, Miss = 30160, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[65]: Access = 71624, Miss = 30178, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[66]: Access = 71624, Miss = 30169, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[67]: Access = 72896, Miss = 30646, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[68]: Access = 71624, Miss = 30081, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[69]: Access = 72896, Miss = 30773, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[70]: Access = 71624, Miss = 30224, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[71]: Access = 71624, Miss = 30053, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[72]: Access = 71624, Miss = 30047, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[73]: Access = 70352, Miss = 29623, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[74]: Access = 70352, Miss = 29624, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[75]: Access = 72896, Miss = 30698, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[76]: Access = 72896, Miss = 30740, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[77]: Access = 71624, Miss = 30227, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[78]: Access = 71624, Miss = 30225, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[79]: Access = 74168, Miss = 31255, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 289
	L1D_total_cache_accesses = 5696512
	L1D_total_cache_misses = 2404672
	L1D_total_cache_miss_rate = 0.4221
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19960
	L1D_cache_data_port_util = 0.212
	L1D_cache_fill_port_util = 0.103
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3291840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 604944
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 600000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5096512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 600000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19960
ctas_completed 2658, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 
distro:
9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 9562, 316, 316, 316, 316, 316, 237, 237, 237, 237, 237, 237, 237, 316, 316, 316, 316, 316, 316, 316, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 
gpgpu_n_tot_thrd_icount = 417680576
gpgpu_n_tot_w_icount = 13052518
gpgpu_n_stall_shd_mem = 4856136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1594097
gpgpu_n_mem_write_global = 600000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22330752
gpgpu_n_store_insn = 3240000
gpgpu_n_shmem_insn = 82513920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2283584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4856136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5859088	W0_Idle:317533	W0_Scoreboard:42748473	W1:0	W2:0	W3:0	W4:197500	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12855018
single_issue_nums: WS0:3270938	WS1:3268611	WS2:3266478	WS3:3246491	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12752776 {8:1594097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24000000 {40:600000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63763880 {40:1594097,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4800000 {8:600000,}
maxmflatency = 4963 
max_icnt2mem_latency = 3140 
maxmrqlatency = 2086 
max_icnt2sh_latency = 601 
averagemflatency = 898 
avg_icnt2mem_latency = 326 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 13 
mrq_lat_table:115506 	64544 	36095 	41906 	89865 	330734 	258259 	209946 	105173 	15614 	794 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	555729 	618945 	272988 	466480 	278771 	1184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	998946 	203890 	105251 	128372 	209233 	325239 	206053 	17113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1785451 	171753 	59050 	37793 	30641 	37733 	41984 	29351 	341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	133 	30 	38 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        20        18        17        18        16        17        18        17        18        16        18        17        21        17        16 
dram[1]:        19        19        19        17        17        18        18        21        17        18        18        21        14        17        18        17 
dram[2]:        15        17        16        17        20        16        17        17        21        19        14        20        17        17        18        18 
dram[3]:        16        20        15        17        21        16        14        21        21        16        18        18        18        17        15        17 
dram[4]:        17        21        24        18        21        17        18        17        17        18        15        15        17        18        17        17 
dram[5]:        17        21        18        18        21        17        17        17        20        17        21        14        16        17        15        17 
dram[6]:        15        18        22        22        20        21        18        15        17        16        16        17        15        21        15        17 
dram[7]:        15        17        19        20        20        21        18        18        23        18        17        18        14        21        17        17 
dram[8]:        17        16        18        18        17        16        17        21        18        15        18        16        15        19        15        17 
dram[9]:        19        20        22        17        17        18        16        15        18        18        18        16        15        19        16        17 
dram[10]:        17        18        20        18        17        17        18        17        21        18        18        17        17        17        17        17 
dram[11]:        21        15        19        17        17        17        18        21        21        19        15        18        19        17        18        17 
dram[12]:        17        17        15        14        14        15        17        16        17        15        19        17        14        20        17        17 
dram[13]:        17        15        21        21        17        17        18        17        18        14        15        17        17        18        18        21 
dram[14]:        17        18        19        17        18        18        18        18        18        22        14        17        21        17        17        17 
dram[15]:        15        15        18        17        17        17        17        17        16        17        18        17        21        17        16        19 
dram[16]:        17        18        17        18        17        17        18        14        17        18        15        15        16        18        19        15 
dram[17]:        23        15        20        18        17        17        20        15        18        18        17        16        18        17        21        14 
dram[18]:        20        20        18        20        17        17        21        18        15        17        17        24        16        18        17        17 
dram[19]:        18        19        18        18        18        17        18        18        16        20        21        15        15        18        18        17 
dram[20]:        18        21        15        18        17        18        21        17        17        18        17        16        15        21        19        17 
dram[21]:        21        17        15        21        18        21        21        15        17        18        18        17        17        17        16        18 
dram[22]:        21        17        17        15        16        21        22        18        18        16        16        15        16        17        18        17 
dram[23]:        23        21        15        17        17        19        17        18        15        14        13        17        17        17        17        21 
dram[24]:        18        18        17        15        19        18        18        17        17        22        16        17        19        18        15        18 
dram[25]:        14        17        18        18        17        14        17        17        16        22        14        17        18        18        21        17 
dram[26]:        17        21        15        17        14        20        17        14        15        17        18        17        17        18        14        17 
dram[27]:        18        15        20        17        17        16        16        23        16        21        17        21        17        18        21        18 
dram[28]:        31        17        17        23        17        17        18        18        17        18        18        18        17        21        17        20 
dram[29]:        22        14        16        19        18        19        17        18        16        15        20        14        17        17        17        20 
dram[30]:        19        17        17        21        16        18        21        17        17        17        18        19        15        14        15        21 
dram[31]:        23        17        17        19        16        17        21        18        18        16        18        19        16        15        14        21 
maximum service time to same row:
dram[0]:      9781     10726     10486     10902     10450     10749     11250     10524     11216     15909      9915     10195     11697     11174     12011     10910 
dram[1]:     10628     10770     11019     11365     10856     11023     11296     10815     11505     10386     10711     10960     10188     11044     10269     10860 
dram[2]:     11217     15146     10441     10711     10310     10905     10542     12235     10810     10800     10428     10715     10332     10798     10902     11046 
dram[3]:     10186     11200     10699     10845     10492     10759     11939     13110     10799     16345     11701     10355     11796     11211     10386     10747 
dram[4]:     10737     10498     11142     11250     10563     11002     11066     10814     10995     10664     10569     10864     10728     14727     10871     10703 
dram[5]:     10971     11080     10622     10892     10914     10919     10587     10457     10855     12771     10480     10359     10937     11272     12555     11076 
dram[6]:     10509     10497     10865     10649     10585     10789     10556     11080     11051     11575     10476     10718     11858     10722     10121     11023 
dram[7]:     10765     10670     10595     10409     11047     10541     10526     10517     10879     11051      9909     10482     10552     11750     10633     11289 
dram[8]:     10261     10465     10409     10872     10577     11136     11081     10461     11167     10934     11003     10603     11027     10649     15218     11427 
dram[9]:     13390     10753     10529     10466     11191     11154     10806     10484     10665     10811     14270     11613     10719     11508     11508     11332 
dram[10]:     10651     10677     10588     11103     10443     10816     11395     10488     11118     10317     10630     10190     14653     10483     10513     11255 
dram[11]:     10654     10739     10916     11071     10987     10987     11555     10637     11137     10407     13853     10854     12542     11807     10984     13279 
dram[12]:     10851     10951     10666     10624     11484     11111     10866     11703     10809     12027     10290     11086     14959     10849     12156     12987 
dram[13]:      9991     10319     10900     13431     11390     10533     10928     10823     10665     10532     10163     10720     11385     11482     11492     10637 
dram[14]:     10611     15088     10715     10806     10730     11042     10590     14616     11622     10859     10645     10942     11013     11596     13212     11079 
dram[15]:     10766     11027     10517     10337     10452     10941     10856     10603     10979     10610     10839     10340     11434     10945     12103     11676 
dram[16]:     10176     10297     11132     10190     10826     10669     10502     11196     10589     11071     10396     10473     11268     10565     11137     11103 
dram[17]:     10232     10360     10846     10802     10720     10415     10981     10665     10888     10238     10221     10406     11424     10594     10927     11393 
dram[18]:     10235     10361     10873     10689     15165     11558     11114     10541     10967     11671     10973     14908     10731     11221     11010     11073 
dram[19]:     13382     10815     11534     10630     10749     10525     11019     10485     10642     10454     10266     10410     10875     11698     10673     10975 
dram[20]:     10409     10567     10930     10839     10500     10406     10843     10810     10537     10676      9912     10469     11017     11267     10978     10669 
dram[21]:     11253     10462     10400     10755     10684     10500     10791     10728     10336     13095     12653     10589     11162     10788     11394     11307 
dram[22]:     11110     11289     10923     10938     10625     10800     11210     10908     11595     10293     10450     10321     10542     12168     11379     11065 
dram[23]:     10529     10212     10667     10908     10592     10694     11039     10753     10703     10626     10205     14807     11132     11849     11036     11292 
dram[24]:     11604     10809     10800     10975     10810     12444     10854     10795     13902     10381     10254     10317     10749     11374     11420     13725 
dram[25]:     10464     10477     10863     10516     10841     10534     11140     10730     11083     11274     11869     11754     11066     11403     11249     10466 
dram[26]:     14880     10635     11160     10650     10761     10344     11081     11753     10803     10687     10140     11015     11219     11436     11617     12560 
dram[27]:     10589     10428     15586     10703     10725     11404     11466     11119     11596     10848      9658     10663     11949     11790     13393     10853 
dram[28]:     10124     10392     10697     11188     11106     11018     11409     10428     11722     10832     11535     10372     11289     11357     10845     18592 
dram[29]:     10474     10587     10966     10764     10560     10837     10878     10315     10798     10484     10315     10560     10674     12067     14987     10714 
dram[30]:     10505     10802     11027     11078     10685     10645     10382     10336     10797     10657     10061     11296     10653     14007     11236     11080 
dram[31]:     10179     10394     11307     10421     10759     11107     10615     10737     10967     10428     11133     10282     11499     11151     10406     11067 
average row accesses per activate:
dram[0]:  3.377181  3.408660  3.506207  3.401084  3.457343  3.370219  3.354029  3.565341  3.439499  3.425978  3.518678  3.497159  3.406685  3.404196  3.491453  3.552023 
dram[1]:  3.340879  3.431507  3.568794  3.454670  3.453652  3.393939  3.546985  3.463989  3.488764  3.314865  3.448808  3.384509  3.397507  3.371034  3.453901  3.420613 
dram[2]:  3.444751  3.407859  3.437330  3.481994  3.407202  3.359079  3.568990  3.428571  3.479491  3.412414  3.393602  3.478632  3.419805  3.386963  3.507914  3.423944 
dram[3]:  3.224936  3.355910  3.526462  3.405954  3.447075  3.276000  3.390013  3.389488  3.365517  3.408333  3.440678  3.374485  3.543605  3.301351  3.385989  3.394993 
dram[4]:  3.321809  3.484005  3.361333  3.464286  3.254954  3.402204  3.426229  3.335099  3.369919  3.467237  3.413889  3.537010  3.560408  3.445378  3.406993  3.427567 
dram[5]:  3.290196  3.498603  3.454794  3.434014  3.407713  3.410468  3.451169  3.389037  3.437326  3.385892  3.560869  3.481534  3.462623  3.467994  3.417952  3.356071 
dram[6]:  3.310847  3.545198  3.538678  3.527273  3.346884  3.348238  3.414169  3.463448  3.303763  3.369357  3.430962  3.412831  3.438202  3.404993  3.383769  3.413649 
dram[7]:  3.325333  3.388441  3.565156  3.371011  3.417246  3.454039  3.450685  3.501393  3.496454  3.388203  3.590379  3.435211  3.495677  3.442577  3.381543  3.369505 
dram[8]:  3.394062  3.435792  3.324074  3.347020  3.441958  3.411846  3.411367  3.459016  3.428771  3.403338  3.474576  3.412831  3.336986  3.346467  3.655275  3.487143 
dram[9]:  3.425445  3.470508  3.432469  3.328515  3.465638  3.434358  3.552408  3.392473  3.573487  3.355102  3.470255  3.446479  3.516547  3.457507  3.482219  3.426966 
dram[10]:  3.552113  3.499303  3.376171  3.423913  3.355978  3.383769  3.537921  3.443836  3.436111  3.386520  3.378453  3.435574  3.405594  3.571010  3.406120  3.410364 
dram[11]:  3.456311  3.439560  3.377181  3.454794  3.498575  3.372765  3.567797  3.375505  3.478138  3.509352  3.483688  3.495702  3.461756  3.461103  3.489943  3.413649 
dram[12]:  3.429932  3.393001  3.390013  3.361333  3.446629  3.406077  3.553672  3.359354  3.464689  3.378415  3.451977  3.410863  3.512195  3.428773  3.360274  3.462411 
dram[13]:  3.489569  3.434605  3.453425  3.460055  3.479606  3.437151  3.425850  3.379542  3.453652  3.399445  3.392510  3.429972  3.534682  3.492857  3.420979  3.513669 
dram[14]:  3.504895  3.422343  3.504144  3.440054  3.395862  3.318059  3.338196  3.505602  3.358696  3.451340  3.447257  3.502140  3.397775  3.452113  3.515108  3.458509 
dram[15]:  3.447945  3.362299  3.410256  3.382749  3.388509  3.389503  3.504178  3.479282  3.397241  3.431978  3.490028  3.424791  3.412342  3.598529  3.503597  3.404993 
dram[16]:  3.380054  3.408967  3.424695  3.447945  3.334683  3.393398  3.430917  3.423913  3.469014  3.515670  3.393055  3.416435  3.486448  3.505747  3.427966  3.520863 
dram[17]:  3.401882  3.421196  3.469863  3.369272  3.445063  3.435327  3.386179  3.425648  3.414938  3.493599  3.361878  3.408901  3.438646  3.421348  3.446328  3.455571 
dram[18]:  3.526536  3.368139  3.356000  3.403248  3.408587  3.506383  3.470994  3.512570  3.428373  3.311828  3.540462  3.567055  3.446176  3.400000  3.462623  3.324728 
dram[19]:  3.500695  3.297900  3.464828  3.502075  3.401389  3.367707  3.458904  3.413043  3.415855  3.455307  3.452750  3.509299  3.541485  3.355281  3.435574  3.543478 
dram[20]:  3.449176  3.460274  3.356000  3.384926  3.472651  3.386831  3.405699  3.399194  3.430962  3.483734  3.490754  3.441011  3.430962  3.596750  3.375172  3.405293 
dram[21]:  3.422131  3.451436  3.386059  3.487569  3.430748  3.328823  3.378524  3.363758  3.339623  3.503577  3.530172  3.415042  3.357534  3.432394  3.370523  3.600293 
dram[22]:  3.491690  3.364123  3.490985  3.327177  3.314094  3.352304  3.467123  3.427596  3.430168  3.586608  3.454161  3.405293  3.482168  3.419128  3.426761  3.388268 
dram[23]:  3.475795  3.407008  3.398111  3.388664  3.373806  3.469014  3.481276  3.455540  3.461322  3.435506  3.402490  3.514409  3.421348  3.534582  3.406945  3.471510 
dram[24]:  3.460905  3.447188  3.473104  3.353642  3.290107  3.326586  3.509777  3.403248  3.483734  3.323450  3.529582  3.548763  3.457507  3.361264  3.514368  3.413165 
dram[25]:  3.413043  3.502785  3.429549  3.290743  3.377565  3.401370  3.503477  3.490985  3.460340  3.333784  3.413315  3.614243  3.432584  3.384509  3.445851  3.322404 
dram[26]:  3.490909  3.471074  3.410811  3.258106  3.342318  3.298128  3.445504  3.402174  3.386921  3.411111  3.432773  3.553314  3.437762  3.448808  3.422378  3.327446 
dram[27]:  3.400541  3.386881  3.346509  3.480609  3.286280  3.332433  3.371314  3.497925  3.400826  3.368638  3.404729  3.408333  3.375346  3.352538  3.406685  3.413986 
dram[28]:  3.534556  3.468966  3.290743  3.419048  3.476662  3.356757  3.408108  3.418478  3.549275  3.476793  3.373793  3.396671  3.575403  3.510000  3.380690  3.444130 
dram[29]:  3.426229  3.434663  3.360963  3.434605  3.414702  3.308921  3.461539  3.424658  3.438108  3.386301  3.413649  3.365517  3.584435  3.435574  3.463277  3.504286 
dram[30]:  3.493741  3.410326  3.415197  3.555241  3.357337  3.346884  3.376851  3.431293  3.473164  3.456982  3.448373  3.448324  3.517241  3.484195  3.463830  3.420391 
dram[31]:  3.549435  3.490985  3.368700  3.406504  3.478873  3.330634  3.450205  3.384303  3.438451  3.490727  3.425175  3.471751  3.544669  3.587629  3.414702  3.405594 
average row locality = 1268441/369678 = 3.431205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2397      2397      2415      2382      2346      2341      2413      2383      2358      2342      2338      2350      2335      2324      2339      2346 
dram[1]:      2390      2384      2391      2389      2335      2337      2404      2377      2368      2338      2347      2335      2344      2332      2323      2346 
dram[2]:      2378      2395      2395      2391      2336      2351      2382      2393      2345      2358      2332      2332      2341      2331      2329      2320 
dram[3]:      2390      2406      2404      2391      2349      2332      2386      2389      2327      2340      2324      2348      2328      2333      2355      2330 
dram[4]:      2381      2384      2395      2397      2337      2344      2383      2390      2371      2321      2346      2326      2335      2348      2326      2329 
dram[5]:      2398      2387      2398      2397      2348      2350      2384      2408      2353      2336      2347      2339      2344      2328      2326      2350 
dram[6]:      2386      2390      2391      2396      2344      2346      2382      2385      2344      2353      2348      2336      2336      2344      2348      2339 
dram[7]:      2376      2402      2393      2408      2332      2355      2392      2388      2350      2356      2351      2328      2315      2347      2344      2342 
dram[8]:      2395      2394      2386      2400      2336      2352      2397      2407      2342      2336      2350      2335      2327      2353      2351      2329 
dram[9]:      2386      2409      2389      2406      2345      2336      2381      2398      2364      2352      2338      2337      2332      2331      2337      2327 
dram[10]:      2402      2389      2397      2393      2345      2333      2393      2388      2359      2349      2335      2343      2326      2330      2337      2326 
dram[11]:      2374      2384      2392      2397      2331      2327      2403      2381      2352      2325      2346      2328      2334      2337      2321      2341 
dram[12]:      2404      2399      2387      2395      2331      2340      2389      2371      2338      2360      2334      2339      2339      2322      2341      2331 
dram[13]:      2390      2399      2398      2385      2347      2335      2391      2385      2344      2338      2335      2338      2335      2336      2336      2331 
dram[14]:      2387      2393      2411      2397      2335      2335      2393      2378      2358      2333      2340      2344      2335      2340      2332      2348 
dram[15]:      2400      2394      2401      2386      2353      2328      2389      2392      2347      2335      2339      2348      2326      2335      2324      2344 
dram[16]:      2387      2391      2397      2389      2343      2341      2385      2394      2348      2354      2332      2343      2334      2333      2318      2336 
dram[17]:      2409      2396      2406      2375      2353      2343      2373      2385      2355      2340      2324      2341      2329      2324      2329      2340 
dram[18]:      2404      2394      2390      2388      2336      2347      2386      2392      2350      2349      2338      2336      2322      2337      2344      2337 
dram[19]:      2396      2393      2386      2406      2323      2355      2401      2386      2343      2361      2336      2342      2322      2337      2341      2334 
dram[20]:      2390      2405      2390      2390      2350      2345      2383      2404      2348      2347      2342      2338      2350      2324      2336      2334 
dram[21]:      2385      2403      2402      2398      2350      2334      2390      2382      2362      2335      2346      2340      2340      2327      2339      2348 
dram[22]:      2401      2391      2393      2396      2342      2347      2403      2385      2341      2348      2340      2334      2330      2322      2324      2315 
dram[23]:      2395      2406      2390      2386      2345      2339      2383      2399      2346      2362      2349      2328      2326      2341      2342      2328 
dram[24]:      2401      2394      2392      2406      2336      2340      2387      2390      2349      2352      2337      2328      2330      2336      2335      2327 
dram[25]:      2391      2393      2381      2399      2341      2358      2391      2390      2327      2352      2349      2326      2332      2336      2339      2322 
dram[26]:      2378      2398      2399      2385      2353      2341      2402      2379      2370      2343      2339      2355      2347      2347      2335      2338 
dram[27]:      2391      2409      2416      2387      2366      2342      2389      2404      2355      2336      2338      2342      2328      2333      2336      2329 
dram[28]:      2388      2393      2397      2389      2334      2360      2396      2390      2333      2358      2335      2339      2330      2346      2340      2327 
dram[29]:      2390      2378      2387      2394      2335      2360      2394      2374      2357      2358      2340      2330      2330      2343      2340      2341 
dram[30]:      2391      2392      2392      2384      2345      2343      2384      2395      2346      2337      2327      2358      2337      2315      2331      2337 
dram[31]:      2392      2395      2412      2387      2348      2341      2402      2374      2370      2333      2337      2346      2348      2325      2350      2329 
total dram reads = 1208038
bank skew: 2416/2315 = 1.04
chip skew: 37809/37673 = 1.00
number of total write accesses:
dram[0]:       476       488       508       512       504       504       504       508       460       444       444       448       444       440       448       448 
dram[1]:       476       484       500       504       496       508       500       496       464       460       448       448       436       448       448       440 
dram[2]:       464       480       512       492       496       512       508       508       460       464       432       440       444       444       436       444 
dram[3]:       476       484       512       504       504       500       504       504       452       456       448       448       440       440       440       444 
dram[4]:       468       484       504       500       508       504       500       512       464       452       448       444       444       448       440       432 
dram[5]:       476       472       496       508       504       504       500       508       460       448       440       448       444       440       444       440 
dram[6]:       468       480       500       504       504       500       496       504       456       440       448       444       448       444       448       448 
dram[7]:       472       476       496       508       500       500       508       504       460       456       448       444       444       444       444       444 
dram[8]:       480       484       508       508       500       500       496       500       452       444       440       448       436       440       436       448 
dram[9]:       472       484       508       508       504       492       508       504       464       456       448       440       448       440       444       452 
dram[10]:       480       480       500       508       500       508       504       504       460       452       444       440       436       436       448       436 
dram[11]:       472       480       496       500       500       500       492       508       456       456       440       448       440       440       432       440 
dram[12]:       468       488       500       504       492       504       508       500       460       452       440       440       436       436       448       440 
dram[13]:       476       488       492       508       508       504       508       504       460       452       444       444       444       436       440       444 
dram[14]:       476       476       504       512       508       508       496       500       456       456       444       444       432       444       444       444 
dram[15]:       468       484       504       496       496       504       508       508       464       448       444       444       428       448       444       444 
dram[16]:       484       472       508       512       512       504       492       504       460       456       444       440       440       428       436       444 
dram[17]:       488       488       508       500       496       508       504       504       456       464       440       440       436       448       444       440 
dram[18]:       484       488       508       508       500       500       508       492       460       460       448       444       444       444       444       440 
dram[19]:       484       480       504       504       504       508       496       504       452       452       448       444       444       436       448       444 
dram[20]:       484       484       508       500       504       496       508       500       448       464       448       448       440       444       444       444 
dram[21]:       480       480       496       508       508       504       508       496       464       456       444       448       444       440       432       444 
dram[22]:       480       488       496       504       508       508       512       496       460       464       436       444       444       436       436       444 
dram[23]:       472       488       512       500       512       496       508       508       460       460       444       444       440       448       444       436 
dram[24]:       488       476       504       504       500       500       504       500       456       456       436       440       444       444       444       440 
dram[25]:       484       488       504       500       512       500       512       508       464       460       448       440       448       444       444       440 
dram[26]:       472       488       500       508       508       504       508       500       464       452       448       444       444       448       448       444 
dram[27]:       488       484       496       504       500       496       504       500       456       452       440       448       436       444       440       448 
dram[28]:       472       488       508       496       496       496       504       504       464       456       444       440       448       444       444       432 
dram[29]:       472       476       508       508       508       500       504       504       460       456       444       440       444       440       448       448 
dram[30]:       484       472       500       504       504       508       500       508       452       456       444       444       444       440       444       448 
dram[31]:       484       488       512       508       488       508       508       508       464       456       448       448       448       444       448       424 
total dram writes = 241612
bank skew: 512/424 = 1.21
chip skew: 7596/7500 = 1.01
average mf latency per bank:
dram[0]:       1406      1382      1303      1305      1352      1300      1337      1361      1338      1356      1382      1354      1355      1317      1346      1328
dram[1]:       1488      1502      1379      1371      1419      1389      1419      1453      1442      1415      1443      1460      1401      1402      1441      1407
dram[2]:       1387      1374      1300      1280      1316      1344      1313      1350      1341      1331      1374      1351      1319      1320      1341      1337
dram[3]:       1404      1372      1343      1334      1356      1380      1371      1393      1378      1384      1384      1375      1369      1361      1362      1381
dram[4]:       1377      1354      1350      1335      1354      1341      1356      1398      1388      1399      1347      1333      1356      1329      1346      1313
dram[5]:       1465      1479      1466      1416      1449      1469      1481      1502      1494      1497      1467      1432      1468      1437      1448      1405
dram[6]:       1432      1433      1418      1413      1399      1415      1422      1431      1465      1473      1416      1399      1400      1399      1411      1377
dram[7]:       1369      1356      1311      1313      1306      1313      1327      1344      1366      1345      1310      1303      1330      1297      1321      1275
dram[8]:       1442      1420      1377      1350      1391      1376      1393      1433      1425      1447      1371      1393      1408      1400      1377      1397
dram[9]:       1433      1389      1378      1351      1401      1387      1391      1369      1394      1415      1340      1386      1343      1402      1346      1359
dram[10]:       1537      1506      1472      1486      1475      1475      1477      1480      1493      1539      1467      1466      1485      1477      1453      1488
dram[11]:       1429      1400      1350      1358      1363      1386      1370      1398      1393      1420      1344      1390      1358      1375      1407      1377
dram[12]:       1402      1371      1293      1271      1324      1264      1302      1304      1310      1325      1335      1333      1338      1324      1321      1332
dram[13]:       1401      1395      1325      1278      1303      1274      1328      1312      1304      1326      1359      1360      1339      1356      1332      1346
dram[14]:       1448      1468      1385      1347      1416      1383      1435      1421      1410      1415      1439      1425      1448      1396      1404      1420
dram[15]:       1434      1386      1297      1309      1348      1344      1365      1345      1355      1371      1360      1363      1388      1345      1357      1353
dram[16]:       1371      1380      1238      1266      1252      1276      1315      1300      1303      1316      1317      1322      1316      1323      1326      1323
dram[17]:       1278      1307      1204      1213      1193      1221      1252      1237      1234      1263      1259      1251      1255      1252      1258      1253
dram[18]:       1302      1339      1190      1205      1215      1260      1244      1280      1245      1231      1267      1261      1260      1249      1237      1262
dram[19]:       1400      1400      1308      1288      1319      1320      1326      1329      1342      1340      1352      1337      1351      1347      1328      1347
dram[20]:       1255      1223      1201      1191      1204      1224      1252      1233      1250      1241      1194      1212      1208      1226      1191      1188
dram[21]:       1262      1252      1220      1228      1224      1252      1252      1260      1243      1269      1222      1226      1231      1236      1215      1214
dram[22]:       1358      1342      1327      1292      1280      1320      1296      1317      1358      1348      1312      1332      1304      1331      1305      1303
dram[23]:       1337      1324      1336      1294      1295      1334      1300      1322      1337      1349      1281      1297      1318      1287      1285      1275
dram[24]:       1419      1399      1366      1365      1376      1391      1410      1417      1414      1418      1413      1389      1388      1378      1367      1350
dram[25]:       1433      1409      1360      1366      1367      1373      1409      1416      1416      1420      1377      1367      1378      1363      1344      1349
dram[26]:       1435      1442      1372      1362      1350      1352      1397      1400      1402      1412      1385      1388      1381      1388      1375      1377
dram[27]:       1386      1414      1373      1360      1324      1348      1370      1361      1364      1384      1375      1350      1382      1346      1351      1351
dram[28]:       1413      1423      1305      1335      1307      1329      1369      1331      1367      1357      1383      1349      1356      1334      1375      1352
dram[29]:       1541      1542      1431      1448      1447      1439      1479      1483      1460      1478      1502      1470      1485      1456      1516      1465
dram[30]:       1429      1450      1331      1347      1331      1365      1396      1368      1380      1395      1396      1376      1401      1384      1390      1375
dram[31]:       1460      1443      1332      1343      1367      1362      1399      1393      1375      1392      1407      1382      1397      1366      1396      1382
maximum mf latency per bank:
dram[0]:       3875      4081      4232      4331      3835      4189      3772      4096      4055      4162      4250      3780      3942      4017      3999      4026
dram[1]:       3633      3952      3766      3546      3879      3692      3663      3903      3985      3701      3764      3752      3834      3820      4017      3667
dram[2]:       3503      3741      3744      3445      3941      3610      3488      3615      3578      3352      3727      3498      3920      3699      3886      3560
dram[3]:       3898      3920      4068      3712      3926      3764      3821      3881      3826      3750      3727      3562      3799      3867      3890      3797
dram[4]:       4765      4286      4352      4319      4201      4267      4134      4359      4090      4137      4107      4263      4327      4482      4157      4410
dram[5]:       3855      4046      4032      4487      4371      4498      4045      4081      3951      3967      3970      4057      4138      4405      4002      3964
dram[6]:       4079      4009      4559      4108      4443      4039      3989      4006      4028      3897      3992      4280      3869      4068      4062      4197
dram[7]:       4365      4639      4321      4424      4217      4667      4120      4362      4174      4290      4061      4260      4149      4473      4334      4219
dram[8]:       3640      3814      3737      4090      3580      3773      3700      3591      3965      3711      3712      3537      3904      3873      3679      3739
dram[9]:       3733      3840      3973      3990      3749      3795      3778      3614      3927      3633      3886      3718      3624      3650      3763      4112
dram[10]:       3951      3893      4187      4255      4141      3757      4010      3941      3788      3856      4002      3812      4292      4039      3825      3754
dram[11]:       3815      3673      3704      3888      3878      4000      3490      3807      3761      3754      3688      3734      3895      3703      3780      3607
dram[12]:       3623      3303      3336      3501      3494      3299      3245      3402      3401      3239      3482      3734      3663      3362      3439      3695
dram[13]:       3390      3755      3559      3534      3512      3761      3729      3582      3455      3747      3557      3512      3652      3601      3728      3533
dram[14]:       3781      3963      3743      3675      3498      3774      3667      3631      3674      3605      3829      3790      3779      4043      3746      3885
dram[15]:       3741      3721      3712      3785      3581      3588      3648      3558      3659      3538      3533      3711      3624      3612      3521      3823
dram[16]:       3915      3755      3572      3766      4046      3714      3529      3601      4153      3684      3654      3570      3681      3865      3556      3824
dram[17]:       3824      3800      3593      3738      3570      3375      3644      3570      3759      3395      3505      3452      3454      3494      3755      3960
dram[18]:       3640      3783      3672      3560      3702      3400      3358      3531      3363      3447      3826      3382      3609      3400      3455      3880
dram[19]:       3658      3563      3500      3593      3684      3503      3814      3725      3702      3507      3663      3600      3636      3964      3476      3927
dram[20]:       3405      3328      3288      3234      3229      3493      3168      3428      3489      3168      3060      3373      3406      3517      3188      3463
dram[21]:       3582      3871      3828      3599      3708      3721      3763      3509      3746      3885      3791      3465      3729      3679      3962      3860
dram[22]:       3771      3688      3781      3937      3915      4008      3820      3858      3869      3865      3946      3963      3990      4175      4099      3786
dram[23]:       4424      4963      4617      4362      4321      4370      4563      4407      4463      4670      4349      4324      4583      4393      4493      4554
dram[24]:       3814      4050      3791      4236      3935      3814      3711      3821      3828      3980      3839      3689      3813      3782      3798      3990
dram[25]:       4248      4516      3971      4426      4268      4133      4413      4193      4263      4264      4070      4422      4176      4195      4096      4136
dram[26]:       4040      3973      4132      4139      4184      4076      4054      4007      4271      4159      4078      4380      4114      4277      4212      4489
dram[27]:       3917      4042      3806      3986      3907      4022      3780      3737      3979      3804      3978      3983      4001      3870      4018      4105
dram[28]:       4246      4189      3858      3999      4009      4046      3807      3901      4429      3878      4125      4050      4071      3859      3881      4180
dram[29]:       3912      4141      3862      4410      4207      4309      4160      4141      3968      4374      4273      4073      4131      3994      3992      4189
dram[30]:       4566      4175      3837      4161      3993      4108      3876      4013      3735      3776      3903      3908      4064      3919      4025      4192
dram[31]:       4194      4025      3794      3855      3953      3815      3957      3682      3772      3799      3812      3782      3893      3641      4422      3764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100485 n_act=11517 n_pre=11501 n_ref_event=0 n_req=39701 n_rd=37806 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2937
n_activity=89420 dram_eff=0.5076
bk0: 2397a 117054i bk1: 2397a 117638i bk2: 2415a 116509i bk3: 2382a 116621i bk4: 2346a 117914i bk5: 2341a 117574i bk6: 2413a 116959i bk7: 2383a 118746i bk8: 2358a 118202i bk9: 2342a 117929i bk10: 2338a 119223i bk11: 2350a 118423i bk12: 2335a 117036i bk13: 2324a 119263i bk14: 2339a 119055i bk15: 2346a 119567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709907
Row_Buffer_Locality_read = 0.729091
Row_Buffer_Locality_write = 0.327177
Bank_Level_Parallism = 7.422436
Bank_Level_Parallism_Col = 4.974675
Bank_Level_Parallism_Ready = 2.219429
write_to_read_ratio_blp_rw_average = 0.280470
GrpLevelPara = 2.742346 

BW Util details:
bwutil = 0.293734 
total_CMD = 154514 
util_bw = 45386 
Wasted_Col = 31932 
Wasted_Row = 6780 
Idle = 70416 

BW Util Bottlenecks: 
RCDc_limit = 43098 
RCDWRc_limit = 5106 
WTRc_limit = 11660 
RTWc_limit = 43514 
CCDLc_limit = 19991 
rwq = 0 
CCDLc_limit_alone = 14780 
WTRc_limit_alone = 10407 
RTWc_limit_alone = 39556 

Commands details: 
total_CMD = 154514 
n_nop = 100485 
Read = 37806 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11517 
n_pre = 11501 
n_ref = 0 
n_req = 39701 
total_req = 45386 

Dual Bus Interface Util: 
issued_total_row = 23018 
issued_total_col = 45386 
Row_Bus_Util =  0.148970 
CoL_Bus_Util = 0.293734 
Either_Row_CoL_Bus_Util = 0.349671 
Issued_on_Two_Bus_Simul_Util = 0.093034 
issued_two_Eff = 0.266061 
queue_avg = 18.862556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100543 n_act=11545 n_pre=11529 n_ref_event=0 n_req=39629 n_rd=37740 n_rd_L2_A=0 n_write=0 n_wr_bk=7556 bw_util=0.2932
n_activity=89354 dram_eff=0.5069
bk0: 2390a 116969i bk1: 2384a 116351i bk2: 2391a 117787i bk3: 2389a 116856i bk4: 2335a 117841i bk5: 2337a 116941i bk6: 2404a 117867i bk7: 2377a 115785i bk8: 2368a 117050i bk9: 2338a 117496i bk10: 2347a 117504i bk11: 2335a 117952i bk12: 2344a 119841i bk13: 2332a 118894i bk14: 2323a 119253i bk15: 2346a 118740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708673
Row_Buffer_Locality_read = 0.727795
Row_Buffer_Locality_write = 0.326628
Bank_Level_Parallism = 7.485457
Bank_Level_Parallism_Col = 4.993822
Bank_Level_Parallism_Ready = 2.199797
write_to_read_ratio_blp_rw_average = 0.285118
GrpLevelPara = 2.746620 

BW Util details:
bwutil = 0.293151 
total_CMD = 154514 
util_bw = 45296 
Wasted_Col = 32001 
Wasted_Row = 6696 
Idle = 70521 

BW Util Bottlenecks: 
RCDc_limit = 43294 
RCDWRc_limit = 5046 
WTRc_limit = 12002 
RTWc_limit = 42994 
CCDLc_limit = 20358 
rwq = 0 
CCDLc_limit_alone = 15455 
WTRc_limit_alone = 10860 
RTWc_limit_alone = 39233 

Commands details: 
total_CMD = 154514 
n_nop = 100543 
Read = 37740 
Write = 0 
L2_Alloc = 0 
L2_WB = 7556 
n_act = 11545 
n_pre = 11529 
n_ref = 0 
n_req = 39629 
total_req = 45296 

Dual Bus Interface Util: 
issued_total_row = 23074 
issued_total_col = 45296 
Row_Bus_Util =  0.149333 
CoL_Bus_Util = 0.293151 
Either_Row_CoL_Bus_Util = 0.349295 
Issued_on_Two_Bus_Simul_Util = 0.093189 
issued_two_Eff = 0.266791 
queue_avg = 19.158781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100798 n_act=11512 n_pre=11496 n_ref_event=0 n_req=39593 n_rd=37709 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.2928
n_activity=89138 dram_eff=0.5076
bk0: 2378a 116825i bk1: 2395a 117257i bk2: 2395a 116552i bk3: 2391a 116527i bk4: 2336a 117260i bk5: 2351a 116981i bk6: 2382a 118456i bk7: 2393a 117007i bk8: 2345a 117068i bk9: 2358a 117523i bk10: 2332a 117973i bk11: 2332a 119091i bk12: 2341a 118157i bk13: 2331a 117698i bk14: 2329a 118952i bk15: 2320a 118841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709242
Row_Buffer_Locality_read = 0.727863
Row_Buffer_Locality_write = 0.336518
Bank_Level_Parallism = 7.519274
Bank_Level_Parallism_Col = 5.058300
Bank_Level_Parallism_Ready = 2.187380
write_to_read_ratio_blp_rw_average = 0.284261
GrpLevelPara = 2.773213 

BW Util details:
bwutil = 0.292821 
total_CMD = 154514 
util_bw = 45245 
Wasted_Col = 31419 
Wasted_Row = 7074 
Idle = 70776 

BW Util Bottlenecks: 
RCDc_limit = 42466 
RCDWRc_limit = 5168 
WTRc_limit = 11091 
RTWc_limit = 46897 
CCDLc_limit = 20181 
rwq = 0 
CCDLc_limit_alone = 14832 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 42630 

Commands details: 
total_CMD = 154514 
n_nop = 100798 
Read = 37709 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11512 
n_pre = 11496 
n_ref = 0 
n_req = 39593 
total_req = 45245 

Dual Bus Interface Util: 
issued_total_row = 23008 
issued_total_col = 45245 
Row_Bus_Util =  0.148906 
CoL_Bus_Util = 0.292821 
Either_Row_CoL_Bus_Util = 0.347645 
Issued_on_Two_Bus_Simul_Util = 0.094082 
issued_two_Eff = 0.270627 
queue_avg = 19.072285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100530 n_act=11696 n_pre=11680 n_ref_event=0 n_req=39621 n_rd=37732 n_rd_L2_A=0 n_write=0 n_wr_bk=7556 bw_util=0.2931
n_activity=89111 dram_eff=0.5082
bk0: 2390a 116107i bk1: 2406a 117710i bk2: 2404a 117606i bk3: 2391a 116858i bk4: 2349a 116842i bk5: 2332a 116785i bk6: 2386a 115491i bk7: 2389a 117060i bk8: 2327a 118289i bk9: 2340a 118957i bk10: 2324a 119019i bk11: 2348a 118030i bk12: 2328a 118379i bk13: 2333a 117130i bk14: 2355a 118955i bk15: 2330a 119112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704803
Row_Buffer_Locality_read = 0.724372
Row_Buffer_Locality_write = 0.313923
Bank_Level_Parallism = 7.508618
Bank_Level_Parallism_Col = 4.975621
Bank_Level_Parallism_Ready = 2.200252
write_to_read_ratio_blp_rw_average = 0.274856
GrpLevelPara = 2.740846 

BW Util details:
bwutil = 0.293100 
total_CMD = 154514 
util_bw = 45288 
Wasted_Col = 31790 
Wasted_Row = 6761 
Idle = 70675 

BW Util Bottlenecks: 
RCDc_limit = 43589 
RCDWRc_limit = 5309 
WTRc_limit = 10807 
RTWc_limit = 43087 
CCDLc_limit = 19859 
rwq = 0 
CCDLc_limit_alone = 14986 
WTRc_limit_alone = 9781 
RTWc_limit_alone = 39240 

Commands details: 
total_CMD = 154514 
n_nop = 100530 
Read = 37732 
Write = 0 
L2_Alloc = 0 
L2_WB = 7556 
n_act = 11696 
n_pre = 11680 
n_ref = 0 
n_req = 39621 
total_req = 45288 

Dual Bus Interface Util: 
issued_total_row = 23376 
issued_total_col = 45288 
Row_Bus_Util =  0.151287 
CoL_Bus_Util = 0.293100 
Either_Row_CoL_Bus_Util = 0.349379 
Issued_on_Two_Bus_Simul_Util = 0.095008 
issued_two_Eff = 0.271932 
queue_avg = 19.005314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100657 n_act=11595 n_pre=11579 n_ref_event=0 n_req=39601 n_rd=37713 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.293
n_activity=89135 dram_eff=0.5078
bk0: 2381a 117009i bk1: 2384a 117481i bk2: 2395a 116112i bk3: 2397a 116350i bk4: 2337a 117157i bk5: 2344a 117668i bk6: 2383a 117707i bk7: 2390a 115663i bk8: 2371a 117965i bk9: 2321a 118796i bk10: 2346a 118262i bk11: 2326a 119221i bk12: 2335a 120198i bk13: 2348a 118756i bk14: 2326a 118455i bk15: 2329a 119396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707204
Row_Buffer_Locality_read = 0.726328
Row_Buffer_Locality_write = 0.325212
Bank_Level_Parallism = 7.481184
Bank_Level_Parallism_Col = 4.991249
Bank_Level_Parallism_Ready = 2.174881
write_to_read_ratio_blp_rw_average = 0.280986
GrpLevelPara = 2.762513 

BW Util details:
bwutil = 0.292951 
total_CMD = 154514 
util_bw = 45265 
Wasted_Col = 31344 
Wasted_Row = 7018 
Idle = 70887 

BW Util Bottlenecks: 
RCDc_limit = 42976 
RCDWRc_limit = 5146 
WTRc_limit = 10678 
RTWc_limit = 43299 
CCDLc_limit = 19838 
rwq = 0 
CCDLc_limit_alone = 14870 
WTRc_limit_alone = 9595 
RTWc_limit_alone = 39414 

Commands details: 
total_CMD = 154514 
n_nop = 100657 
Read = 37713 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11595 
n_pre = 11579 
n_ref = 0 
n_req = 39601 
total_req = 45265 

Dual Bus Interface Util: 
issued_total_row = 23174 
issued_total_col = 45265 
Row_Bus_Util =  0.149980 
CoL_Bus_Util = 0.292951 
Either_Row_CoL_Bus_Util = 0.348557 
Issued_on_Two_Bus_Simul_Util = 0.094373 
issued_two_Eff = 0.270754 
queue_avg = 18.824966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100577 n_act=11566 n_pre=11550 n_ref_event=0 n_req=39676 n_rd=37793 n_rd_L2_A=0 n_write=0 n_wr_bk=7532 bw_util=0.2933
n_activity=89312 dram_eff=0.5075
bk0: 2398a 117732i bk1: 2387a 117596i bk2: 2398a 117006i bk3: 2397a 118161i bk4: 2348a 117751i bk5: 2350a 115885i bk6: 2384a 118265i bk7: 2408a 116259i bk8: 2353a 118872i bk9: 2336a 118246i bk10: 2347a 119787i bk11: 2339a 118583i bk12: 2344a 117343i bk13: 2328a 116597i bk14: 2326a 118718i bk15: 2350a 119113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708489
Row_Buffer_Locality_read = 0.727727
Row_Buffer_Locality_write = 0.322358
Bank_Level_Parallism = 7.466169
Bank_Level_Parallism_Col = 4.987070
Bank_Level_Parallism_Ready = 2.158809
write_to_read_ratio_blp_rw_average = 0.280791
GrpLevelPara = 2.753528 

BW Util details:
bwutil = 0.293339 
total_CMD = 154514 
util_bw = 45325 
Wasted_Col = 31604 
Wasted_Row = 6914 
Idle = 70671 

BW Util Bottlenecks: 
RCDc_limit = 43159 
RCDWRc_limit = 5149 
WTRc_limit = 11526 
RTWc_limit = 43858 
CCDLc_limit = 19722 
rwq = 0 
CCDLc_limit_alone = 14688 
WTRc_limit_alone = 10402 
RTWc_limit_alone = 39948 

Commands details: 
total_CMD = 154514 
n_nop = 100577 
Read = 37793 
Write = 0 
L2_Alloc = 0 
L2_WB = 7532 
n_act = 11566 
n_pre = 11550 
n_ref = 0 
n_req = 39676 
total_req = 45325 

Dual Bus Interface Util: 
issued_total_row = 23116 
issued_total_col = 45325 
Row_Bus_Util =  0.149605 
CoL_Bus_Util = 0.293339 
Either_Row_CoL_Bus_Util = 0.349075 
Issued_on_Two_Bus_Simul_Util = 0.093869 
issued_two_Eff = 0.268906 
queue_avg = 19.168276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100596 n_act=11612 n_pre=11596 n_ref_event=0 n_req=39651 n_rd=37768 n_rd_L2_A=0 n_write=0 n_wr_bk=7532 bw_util=0.2932
n_activity=88317 dram_eff=0.5129
bk0: 2386a 117037i bk1: 2390a 117903i bk2: 2391a 116780i bk3: 2396a 117201i bk4: 2344a 116807i bk5: 2346a 115829i bk6: 2382a 116958i bk7: 2385a 116860i bk8: 2344a 117272i bk9: 2353a 117558i bk10: 2348a 118660i bk11: 2336a 119025i bk12: 2336a 118761i bk13: 2344a 118773i bk14: 2348a 119385i bk15: 2339a 118389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707145
Row_Buffer_Locality_read = 0.725932
Row_Buffer_Locality_write = 0.330324
Bank_Level_Parallism = 7.533125
Bank_Level_Parallism_Col = 4.981488
Bank_Level_Parallism_Ready = 2.177660
write_to_read_ratio_blp_rw_average = 0.276795
GrpLevelPara = 2.745497 

BW Util details:
bwutil = 0.293177 
total_CMD = 154514 
util_bw = 45300 
Wasted_Col = 31696 
Wasted_Row = 6459 
Idle = 71059 

BW Util Bottlenecks: 
RCDc_limit = 43357 
RCDWRc_limit = 4894 
WTRc_limit = 11126 
RTWc_limit = 42993 
CCDLc_limit = 20023 
rwq = 0 
CCDLc_limit_alone = 15137 
WTRc_limit_alone = 10047 
RTWc_limit_alone = 39186 

Commands details: 
total_CMD = 154514 
n_nop = 100596 
Read = 37768 
Write = 0 
L2_Alloc = 0 
L2_WB = 7532 
n_act = 11612 
n_pre = 11596 
n_ref = 0 
n_req = 39651 
total_req = 45300 

Dual Bus Interface Util: 
issued_total_row = 23208 
issued_total_col = 45300 
Row_Bus_Util =  0.150200 
CoL_Bus_Util = 0.293177 
Either_Row_CoL_Bus_Util = 0.348952 
Issued_on_Two_Bus_Simul_Util = 0.094425 
issued_two_Eff = 0.270596 
queue_avg = 19.007586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100600 n_act=11529 n_pre=11513 n_ref_event=0 n_req=39666 n_rd=37779 n_rd_L2_A=0 n_write=0 n_wr_bk=7548 bw_util=0.2934
n_activity=89154 dram_eff=0.5084
bk0: 2376a 116696i bk1: 2402a 117214i bk2: 2393a 117683i bk3: 2408a 116295i bk4: 2332a 118918i bk5: 2355a 117473i bk6: 2392a 117510i bk7: 2388a 117729i bk8: 2350a 119461i bk9: 2356a 118690i bk10: 2351a 118637i bk11: 2328a 119617i bk12: 2315a 119954i bk13: 2347a 119438i bk14: 2344a 117898i bk15: 2342a 118008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709348
Row_Buffer_Locality_read = 0.728156
Row_Buffer_Locality_write = 0.332803
Bank_Level_Parallism = 7.413895
Bank_Level_Parallism_Col = 4.949493
Bank_Level_Parallism_Ready = 2.179871
write_to_read_ratio_blp_rw_average = 0.272028
GrpLevelPara = 2.736161 

BW Util details:
bwutil = 0.293352 
total_CMD = 154514 
util_bw = 45327 
Wasted_Col = 31352 
Wasted_Row = 7038 
Idle = 70797 

BW Util Bottlenecks: 
RCDc_limit = 42696 
RCDWRc_limit = 5085 
WTRc_limit = 11942 
RTWc_limit = 41296 
CCDLc_limit = 19574 
rwq = 0 
CCDLc_limit_alone = 14857 
WTRc_limit_alone = 10983 
RTWc_limit_alone = 37538 

Commands details: 
total_CMD = 154514 
n_nop = 100600 
Read = 37779 
Write = 0 
L2_Alloc = 0 
L2_WB = 7548 
n_act = 11529 
n_pre = 11513 
n_ref = 0 
n_req = 39666 
total_req = 45327 

Dual Bus Interface Util: 
issued_total_row = 23042 
issued_total_col = 45327 
Row_Bus_Util =  0.149126 
CoL_Bus_Util = 0.293352 
Either_Row_CoL_Bus_Util = 0.348926 
Issued_on_Two_Bus_Simul_Util = 0.093551 
issued_two_Eff = 0.268112 
queue_avg = 18.669777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100617 n_act=11595 n_pre=11579 n_ref_event=0 n_req=39670 n_rd=37790 n_rd_L2_A=0 n_write=0 n_wr_bk=7520 bw_util=0.2932
n_activity=88561 dram_eff=0.5116
bk0: 2395a 118335i bk1: 2394a 117486i bk2: 2386a 117153i bk3: 2400a 117855i bk4: 2336a 117780i bk5: 2352a 116727i bk6: 2397a 117414i bk7: 2407a 116037i bk8: 2342a 119096i bk9: 2336a 119372i bk10: 2350a 118647i bk11: 2335a 117775i bk12: 2327a 116853i bk13: 2353a 118749i bk14: 2351a 119288i bk15: 2329a 118744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707714
Row_Buffer_Locality_read = 0.727309
Row_Buffer_Locality_write = 0.313830
Bank_Level_Parallism = 7.484787
Bank_Level_Parallism_Col = 4.950679
Bank_Level_Parallism_Ready = 2.161068
write_to_read_ratio_blp_rw_average = 0.273979
GrpLevelPara = 2.735720 

BW Util details:
bwutil = 0.293242 
total_CMD = 154514 
util_bw = 45310 
Wasted_Col = 31572 
Wasted_Row = 6565 
Idle = 71067 

BW Util Bottlenecks: 
RCDc_limit = 43093 
RCDWRc_limit = 5160 
WTRc_limit = 12396 
RTWc_limit = 41952 
CCDLc_limit = 19996 
rwq = 0 
CCDLc_limit_alone = 15188 
WTRc_limit_alone = 11263 
RTWc_limit_alone = 38277 

Commands details: 
total_CMD = 154514 
n_nop = 100617 
Read = 37790 
Write = 0 
L2_Alloc = 0 
L2_WB = 7520 
n_act = 11595 
n_pre = 11579 
n_ref = 0 
n_req = 39670 
total_req = 45310 

Dual Bus Interface Util: 
issued_total_row = 23174 
issued_total_col = 45310 
Row_Bus_Util =  0.149980 
CoL_Bus_Util = 0.293242 
Either_Row_CoL_Bus_Util = 0.348816 
Issued_on_Two_Bus_Simul_Util = 0.094406 
issued_two_Eff = 0.270646 
queue_avg = 18.909620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9096
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100684 n_act=11494 n_pre=11478 n_ref_event=0 n_req=39661 n_rd=37768 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2934
n_activity=88625 dram_eff=0.5116
bk0: 2386a 117687i bk1: 2409a 117734i bk2: 2389a 115581i bk3: 2406a 115091i bk4: 2345a 117529i bk5: 2336a 117393i bk6: 2381a 118702i bk7: 2398a 117173i bk8: 2364a 118480i bk9: 2352a 118317i bk10: 2338a 118358i bk11: 2337a 118247i bk12: 2332a 119530i bk13: 2331a 119460i bk14: 2337a 119518i bk15: 2327a 118849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710194
Row_Buffer_Locality_read = 0.730036
Row_Buffer_Locality_write = 0.314316
Bank_Level_Parallism = 7.469440
Bank_Level_Parallism_Col = 4.991271
Bank_Level_Parallism_Ready = 2.165792
write_to_read_ratio_blp_rw_average = 0.286447
GrpLevelPara = 2.751944 

BW Util details:
bwutil = 0.293436 
total_CMD = 154514 
util_bw = 45340 
Wasted_Col = 31783 
Wasted_Row = 6449 
Idle = 70942 

BW Util Bottlenecks: 
RCDc_limit = 42413 
RCDWRc_limit = 5192 
WTRc_limit = 11047 
RTWc_limit = 44354 
CCDLc_limit = 19737 
rwq = 0 
CCDLc_limit_alone = 14900 
WTRc_limit_alone = 10043 
RTWc_limit_alone = 40521 

Commands details: 
total_CMD = 154514 
n_nop = 100684 
Read = 37768 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11494 
n_pre = 11478 
n_ref = 0 
n_req = 39661 
total_req = 45340 

Dual Bus Interface Util: 
issued_total_row = 22972 
issued_total_col = 45340 
Row_Bus_Util =  0.148673 
CoL_Bus_Util = 0.293436 
Either_Row_CoL_Bus_Util = 0.348383 
Issued_on_Two_Bus_Simul_Util = 0.093726 
issued_two_Eff = 0.269032 
queue_avg = 19.081818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0818
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100705 n_act=11531 n_pre=11515 n_ref_event=0 n_req=39629 n_rd=37745 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.2931
n_activity=89670 dram_eff=0.505
bk0: 2402a 117844i bk1: 2389a 118420i bk2: 2397a 116244i bk3: 2393a 114836i bk4: 2345a 116855i bk5: 2333a 116532i bk6: 2393a 117516i bk7: 2388a 117443i bk8: 2359a 117857i bk9: 2349a 117481i bk10: 2335a 118378i bk11: 2343a 119579i bk12: 2326a 118577i bk13: 2330a 119963i bk14: 2337a 118961i bk15: 2326a 117625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709026
Row_Buffer_Locality_read = 0.729024
Row_Buffer_Locality_write = 0.308386
Bank_Level_Parallism = 7.457759
Bank_Level_Parallism_Col = 5.004306
Bank_Level_Parallism_Ready = 2.173119
write_to_read_ratio_blp_rw_average = 0.283724
GrpLevelPara = 2.755677 

BW Util details:
bwutil = 0.293054 
total_CMD = 154514 
util_bw = 45281 
Wasted_Col = 31873 
Wasted_Row = 7019 
Idle = 70341 

BW Util Bottlenecks: 
RCDc_limit = 43021 
RCDWRc_limit = 5397 
WTRc_limit = 11204 
RTWc_limit = 45773 
CCDLc_limit = 20109 
rwq = 0 
CCDLc_limit_alone = 15016 
WTRc_limit_alone = 10104 
RTWc_limit_alone = 41780 

Commands details: 
total_CMD = 154514 
n_nop = 100705 
Read = 37745 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11531 
n_pre = 11515 
n_ref = 0 
n_req = 39629 
total_req = 45281 

Dual Bus Interface Util: 
issued_total_row = 23046 
issued_total_col = 45281 
Row_Bus_Util =  0.149152 
CoL_Bus_Util = 0.293054 
Either_Row_CoL_Bus_Util = 0.348247 
Issued_on_Two_Bus_Simul_Util = 0.093959 
issued_two_Eff = 0.269806 
queue_avg = 19.251621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2516
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100792 n_act=11438 n_pre=11422 n_ref_event=0 n_req=39548 n_rd=37673 n_rd_L2_A=0 n_write=0 n_wr_bk=7500 bw_util=0.2924
n_activity=89283 dram_eff=0.506
bk0: 2374a 118767i bk1: 2384a 117534i bk2: 2392a 117524i bk3: 2397a 116937i bk4: 2331a 118131i bk5: 2327a 115481i bk6: 2403a 118410i bk7: 2381a 115525i bk8: 2352a 118357i bk9: 2325a 120287i bk10: 2346a 118960i bk11: 2328a 118634i bk12: 2334a 120051i bk13: 2337a 119007i bk14: 2321a 118737i bk15: 2341a 118630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710782
Row_Buffer_Locality_read = 0.729674
Row_Buffer_Locality_write = 0.331200
Bank_Level_Parallism = 7.385728
Bank_Level_Parallism_Col = 4.946082
Bank_Level_Parallism_Ready = 2.185863
write_to_read_ratio_blp_rw_average = 0.280077
GrpLevelPara = 2.715831 

BW Util details:
bwutil = 0.292355 
total_CMD = 154514 
util_bw = 45173 
Wasted_Col = 31934 
Wasted_Row = 6947 
Idle = 70460 

BW Util Bottlenecks: 
RCDc_limit = 42475 
RCDWRc_limit = 5248 
WTRc_limit = 10542 
RTWc_limit = 43386 
CCDLc_limit = 19945 
rwq = 0 
CCDLc_limit_alone = 14990 
WTRc_limit_alone = 9451 
RTWc_limit_alone = 39522 

Commands details: 
total_CMD = 154514 
n_nop = 100792 
Read = 37673 
Write = 0 
L2_Alloc = 0 
L2_WB = 7500 
n_act = 11438 
n_pre = 11422 
n_ref = 0 
n_req = 39548 
total_req = 45173 

Dual Bus Interface Util: 
issued_total_row = 22860 
issued_total_col = 45173 
Row_Bus_Util =  0.147948 
CoL_Bus_Util = 0.292355 
Either_Row_CoL_Bus_Util = 0.347684 
Issued_on_Two_Bus_Simul_Util = 0.092619 
issued_two_Eff = 0.266390 
queue_avg = 18.560635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5606
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100588 n_act=11563 n_pre=11547 n_ref_event=0 n_req=39599 n_rd=37720 n_rd_L2_A=0 n_write=0 n_wr_bk=7516 bw_util=0.2928
n_activity=89028 dram_eff=0.5081
bk0: 2404a 117811i bk1: 2399a 117731i bk2: 2387a 117283i bk3: 2395a 116497i bk4: 2331a 118227i bk5: 2340a 117671i bk6: 2389a 119073i bk7: 2371a 117357i bk8: 2338a 119199i bk9: 2360a 117618i bk10: 2334a 118050i bk11: 2339a 118836i bk12: 2339a 118507i bk13: 2322a 118809i bk14: 2341a 117827i bk15: 2331a 120552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707998
Row_Buffer_Locality_read = 0.726988
Row_Buffer_Locality_write = 0.326770
Bank_Level_Parallism = 7.430782
Bank_Level_Parallism_Col = 4.916375
Bank_Level_Parallism_Ready = 2.176718
write_to_read_ratio_blp_rw_average = 0.271481
GrpLevelPara = 2.723566 

BW Util details:
bwutil = 0.292763 
total_CMD = 154514 
util_bw = 45236 
Wasted_Col = 31818 
Wasted_Row = 6487 
Idle = 70973 

BW Util Bottlenecks: 
RCDc_limit = 42967 
RCDWRc_limit = 5100 
WTRc_limit = 11808 
RTWc_limit = 41153 
CCDLc_limit = 19697 
rwq = 0 
CCDLc_limit_alone = 14864 
WTRc_limit_alone = 10638 
RTWc_limit_alone = 37490 

Commands details: 
total_CMD = 154514 
n_nop = 100588 
Read = 37720 
Write = 0 
L2_Alloc = 0 
L2_WB = 7516 
n_act = 11563 
n_pre = 11547 
n_ref = 0 
n_req = 39599 
total_req = 45236 

Dual Bus Interface Util: 
issued_total_row = 23110 
issued_total_col = 45236 
Row_Bus_Util =  0.149566 
CoL_Bus_Util = 0.292763 
Either_Row_CoL_Bus_Util = 0.349004 
Issued_on_Two_Bus_Simul_Util = 0.093325 
issued_two_Eff = 0.267403 
queue_avg = 18.295799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2958
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100834 n_act=11484 n_pre=11468 n_ref_event=0 n_req=39611 n_rd=37723 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.293
n_activity=89501 dram_eff=0.5059
bk0: 2390a 119496i bk1: 2399a 116440i bk2: 2398a 116425i bk3: 2385a 117182i bk4: 2347a 118876i bk5: 2335a 117816i bk6: 2391a 117367i bk7: 2385a 116484i bk8: 2344a 119506i bk9: 2338a 118716i bk10: 2335a 118660i bk11: 2338a 118151i bk12: 2335a 119626i bk13: 2336a 118894i bk14: 2336a 118511i bk15: 2331a 118793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710081
Row_Buffer_Locality_read = 0.728839
Row_Buffer_Locality_write = 0.335275
Bank_Level_Parallism = 7.364830
Bank_Level_Parallism_Col = 4.928193
Bank_Level_Parallism_Ready = 2.199359
write_to_read_ratio_blp_rw_average = 0.278420
GrpLevelPara = 2.726817 

BW Util details:
bwutil = 0.293016 
total_CMD = 154514 
util_bw = 45275 
Wasted_Col = 32100 
Wasted_Row = 6930 
Idle = 70209 

BW Util Bottlenecks: 
RCDc_limit = 42563 
RCDWRc_limit = 5072 
WTRc_limit = 11826 
RTWc_limit = 43291 
CCDLc_limit = 19844 
rwq = 0 
CCDLc_limit_alone = 14691 
WTRc_limit_alone = 10747 
RTWc_limit_alone = 39217 

Commands details: 
total_CMD = 154514 
n_nop = 100834 
Read = 37723 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11484 
n_pre = 11468 
n_ref = 0 
n_req = 39611 
total_req = 45275 

Dual Bus Interface Util: 
issued_total_row = 22952 
issued_total_col = 45275 
Row_Bus_Util =  0.148543 
CoL_Bus_Util = 0.293016 
Either_Row_CoL_Bus_Util = 0.347412 
Issued_on_Two_Bus_Simul_Util = 0.094147 
issued_two_Eff = 0.270995 
queue_avg = 18.713171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7132
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100749 n_act=11534 n_pre=11518 n_ref_event=0 n_req=39645 n_rd=37759 n_rd_L2_A=0 n_write=0 n_wr_bk=7544 bw_util=0.2932
n_activity=89207 dram_eff=0.5078
bk0: 2387a 118878i bk1: 2393a 117619i bk2: 2411a 117277i bk3: 2397a 117461i bk4: 2335a 118437i bk5: 2335a 116095i bk6: 2393a 116126i bk7: 2378a 117855i bk8: 2358a 117306i bk9: 2333a 120281i bk10: 2340a 118068i bk11: 2344a 118658i bk12: 2335a 118001i bk13: 2340a 119244i bk14: 2332a 119492i bk15: 2348a 119078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709068
Row_Buffer_Locality_read = 0.726714
Row_Buffer_Locality_write = 0.355779
Bank_Level_Parallism = 7.424212
Bank_Level_Parallism_Col = 4.946568
Bank_Level_Parallism_Ready = 2.135510
write_to_read_ratio_blp_rw_average = 0.283351
GrpLevelPara = 2.746573 

BW Util details:
bwutil = 0.293197 
total_CMD = 154514 
util_bw = 45303 
Wasted_Col = 31728 
Wasted_Row = 6748 
Idle = 70735 

BW Util Bottlenecks: 
RCDc_limit = 43334 
RCDWRc_limit = 4619 
WTRc_limit = 11592 
RTWc_limit = 41969 
CCDLc_limit = 20025 
rwq = 0 
CCDLc_limit_alone = 15388 
WTRc_limit_alone = 10531 
RTWc_limit_alone = 38393 

Commands details: 
total_CMD = 154514 
n_nop = 100749 
Read = 37759 
Write = 0 
L2_Alloc = 0 
L2_WB = 7544 
n_act = 11534 
n_pre = 11518 
n_ref = 0 
n_req = 39645 
total_req = 45303 

Dual Bus Interface Util: 
issued_total_row = 23052 
issued_total_col = 45303 
Row_Bus_Util =  0.149190 
CoL_Bus_Util = 0.293197 
Either_Row_CoL_Bus_Util = 0.347962 
Issued_on_Two_Bus_Simul_Util = 0.094425 
issued_two_Eff = 0.271366 
queue_avg = 19.313435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3134
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100745 n_act=11525 n_pre=11509 n_ref_event=0 n_req=39624 n_rd=37741 n_rd_L2_A=0 n_write=0 n_wr_bk=7532 bw_util=0.293
n_activity=88428 dram_eff=0.512
bk0: 2400a 117410i bk1: 2394a 117407i bk2: 2401a 117461i bk3: 2386a 116489i bk4: 2353a 117324i bk5: 2328a 117742i bk6: 2389a 117412i bk7: 2392a 115956i bk8: 2347a 118048i bk9: 2335a 119946i bk10: 2339a 118309i bk11: 2348a 116896i bk12: 2326a 117831i bk13: 2335a 118456i bk14: 2324a 119199i bk15: 2344a 118329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709141
Row_Buffer_Locality_read = 0.728015
Row_Buffer_Locality_write = 0.330855
Bank_Level_Parallism = 7.527290
Bank_Level_Parallism_Col = 5.048833
Bank_Level_Parallism_Ready = 2.197999
write_to_read_ratio_blp_rw_average = 0.280940
GrpLevelPara = 2.766509 

BW Util details:
bwutil = 0.293003 
total_CMD = 154514 
util_bw = 45273 
Wasted_Col = 31344 
Wasted_Row = 6764 
Idle = 71133 

BW Util Bottlenecks: 
RCDc_limit = 42561 
RCDWRc_limit = 5100 
WTRc_limit = 11107 
RTWc_limit = 45125 
CCDLc_limit = 20008 
rwq = 0 
CCDLc_limit_alone = 15053 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 41122 

Commands details: 
total_CMD = 154514 
n_nop = 100745 
Read = 37741 
Write = 0 
L2_Alloc = 0 
L2_WB = 7532 
n_act = 11525 
n_pre = 11509 
n_ref = 0 
n_req = 39624 
total_req = 45273 

Dual Bus Interface Util: 
issued_total_row = 23034 
issued_total_col = 45273 
Row_Bus_Util =  0.149074 
CoL_Bus_Util = 0.293003 
Either_Row_CoL_Bus_Util = 0.347988 
Issued_on_Two_Bus_Simul_Util = 0.094089 
issued_two_Eff = 0.270379 
queue_avg = 19.067114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0671
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100809 n_act=11530 n_pre=11514 n_ref_event=0 n_req=39609 n_rd=37725 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.2929
n_activity=88666 dram_eff=0.5105
bk0: 2387a 117347i bk1: 2391a 118870i bk2: 2397a 118695i bk3: 2389a 117316i bk4: 2343a 116768i bk5: 2341a 117847i bk6: 2385a 117467i bk7: 2394a 115759i bk8: 2348a 117282i bk9: 2354a 118265i bk10: 2332a 119186i bk11: 2343a 118823i bk12: 2334a 118730i bk13: 2333a 119624i bk14: 2318a 118151i bk15: 2336a 118806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708905
Row_Buffer_Locality_read = 0.726998
Row_Buffer_Locality_write = 0.346603
Bank_Level_Parallism = 7.455202
Bank_Level_Parallism_Col = 4.970741
Bank_Level_Parallism_Ready = 2.180465
write_to_read_ratio_blp_rw_average = 0.274478
GrpLevelPara = 2.737142 

BW Util details:
bwutil = 0.292925 
total_CMD = 154514 
util_bw = 45261 
Wasted_Col = 31556 
Wasted_Row = 6735 
Idle = 70962 

BW Util Bottlenecks: 
RCDc_limit = 42765 
RCDWRc_limit = 4995 
WTRc_limit = 11746 
RTWc_limit = 42677 
CCDLc_limit = 19967 
rwq = 0 
CCDLc_limit_alone = 15039 
WTRc_limit_alone = 10548 
RTWc_limit_alone = 38947 

Commands details: 
total_CMD = 154514 
n_nop = 100809 
Read = 37725 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11530 
n_pre = 11514 
n_ref = 0 
n_req = 39609 
total_req = 45261 

Dual Bus Interface Util: 
issued_total_row = 23044 
issued_total_col = 45261 
Row_Bus_Util =  0.149139 
CoL_Bus_Util = 0.292925 
Either_Row_CoL_Bus_Util = 0.347574 
Issued_on_Two_Bus_Simul_Util = 0.094490 
issued_two_Eff = 0.271856 
queue_avg = 18.776358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7764
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100697 n_act=11568 n_pre=11552 n_ref_event=0 n_req=39613 n_rd=37722 n_rd_L2_A=0 n_write=0 n_wr_bk=7564 bw_util=0.2931
n_activity=88746 dram_eff=0.5103
bk0: 2409a 117373i bk1: 2396a 118029i bk2: 2406a 117007i bk3: 2375a 117019i bk4: 2353a 118836i bk5: 2343a 118509i bk6: 2373a 118010i bk7: 2385a 116058i bk8: 2355a 118233i bk9: 2340a 118541i bk10: 2324a 119252i bk11: 2341a 119134i bk12: 2329a 119913i bk13: 2324a 118165i bk14: 2329a 118147i bk15: 2340a 118568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707975
Row_Buffer_Locality_read = 0.725942
Row_Buffer_Locality_write = 0.349551
Bank_Level_Parallism = 7.419337
Bank_Level_Parallism_Col = 4.932320
Bank_Level_Parallism_Ready = 2.149097
write_to_read_ratio_blp_rw_average = 0.277047
GrpLevelPara = 2.735862 

BW Util details:
bwutil = 0.293087 
total_CMD = 154514 
util_bw = 45286 
Wasted_Col = 31567 
Wasted_Row = 6853 
Idle = 70808 

BW Util Bottlenecks: 
RCDc_limit = 43117 
RCDWRc_limit = 4927 
WTRc_limit = 11558 
RTWc_limit = 41627 
CCDLc_limit = 20044 
rwq = 0 
CCDLc_limit_alone = 15075 
WTRc_limit_alone = 10375 
RTWc_limit_alone = 37841 

Commands details: 
total_CMD = 154514 
n_nop = 100697 
Read = 37722 
Write = 0 
L2_Alloc = 0 
L2_WB = 7564 
n_act = 11568 
n_pre = 11552 
n_ref = 0 
n_req = 39613 
total_req = 45286 

Dual Bus Interface Util: 
issued_total_row = 23120 
issued_total_col = 45286 
Row_Bus_Util =  0.149630 
CoL_Bus_Util = 0.293087 
Either_Row_CoL_Bus_Util = 0.348299 
Issued_on_Two_Bus_Simul_Util = 0.094419 
issued_two_Eff = 0.271085 
queue_avg = 18.573645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5736
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100697 n_act=11531 n_pre=11515 n_ref_event=0 n_req=39643 n_rd=37750 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2933
n_activity=89339 dram_eff=0.5073
bk0: 2404a 117667i bk1: 2394a 117713i bk2: 2390a 116709i bk3: 2388a 115542i bk4: 2336a 118727i bk5: 2347a 118976i bk6: 2386a 117680i bk7: 2392a 116831i bk8: 2350a 118825i bk9: 2349a 118609i bk10: 2338a 119167i bk11: 2336a 120245i bk12: 2322a 119732i bk13: 2337a 118753i bk14: 2344a 118807i bk15: 2337a 117604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709129
Row_Buffer_Locality_read = 0.727497
Row_Buffer_Locality_write = 0.342842
Bank_Level_Parallism = 7.389652
Bank_Level_Parallism_Col = 4.890308
Bank_Level_Parallism_Ready = 2.160099
write_to_read_ratio_blp_rw_average = 0.272578
GrpLevelPara = 2.726701 

BW Util details:
bwutil = 0.293320 
total_CMD = 154514 
util_bw = 45322 
Wasted_Col = 31698 
Wasted_Row = 6919 
Idle = 70575 

BW Util Bottlenecks: 
RCDc_limit = 42784 
RCDWRc_limit = 5140 
WTRc_limit = 11882 
RTWc_limit = 40885 
CCDLc_limit = 19950 
rwq = 0 
CCDLc_limit_alone = 15192 
WTRc_limit_alone = 10714 
RTWc_limit_alone = 37295 

Commands details: 
total_CMD = 154514 
n_nop = 100697 
Read = 37750 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11531 
n_pre = 11515 
n_ref = 0 
n_req = 39643 
total_req = 45322 

Dual Bus Interface Util: 
issued_total_row = 23046 
issued_total_col = 45322 
Row_Bus_Util =  0.149152 
CoL_Bus_Util = 0.293320 
Either_Row_CoL_Bus_Util = 0.348299 
Issued_on_Two_Bus_Simul_Util = 0.094173 
issued_two_Eff = 0.270379 
queue_avg = 18.709969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.71
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100850 n_act=11515 n_pre=11499 n_ref_event=0 n_req=39650 n_rd=37762 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.2933
n_activity=88710 dram_eff=0.5108
bk0: 2396a 118343i bk1: 2393a 118506i bk2: 2386a 117949i bk3: 2406a 117422i bk4: 2323a 117940i bk5: 2355a 118205i bk6: 2401a 116462i bk7: 2386a 116445i bk8: 2343a 117262i bk9: 2361a 119279i bk10: 2336a 118714i bk11: 2342a 119821i bk12: 2322a 118963i bk13: 2337a 117581i bk14: 2341a 119576i bk15: 2334a 119940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709584
Row_Buffer_Locality_read = 0.727663
Row_Buffer_Locality_write = 0.347987
Bank_Level_Parallism = 7.413960
Bank_Level_Parallism_Col = 4.922353
Bank_Level_Parallism_Ready = 2.173147
write_to_read_ratio_blp_rw_average = 0.273561
GrpLevelPara = 2.734590 

BW Util details:
bwutil = 0.293268 
total_CMD = 154514 
util_bw = 45314 
Wasted_Col = 31536 
Wasted_Row = 6704 
Idle = 70960 

BW Util Bottlenecks: 
RCDc_limit = 42259 
RCDWRc_limit = 5031 
WTRc_limit = 11538 
RTWc_limit = 40875 
CCDLc_limit = 19719 
rwq = 0 
CCDLc_limit_alone = 14755 
WTRc_limit_alone = 10419 
RTWc_limit_alone = 37030 

Commands details: 
total_CMD = 154514 
n_nop = 100850 
Read = 37762 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11515 
n_pre = 11499 
n_ref = 0 
n_req = 39650 
total_req = 45314 

Dual Bus Interface Util: 
issued_total_row = 23014 
issued_total_col = 45314 
Row_Bus_Util =  0.148944 
CoL_Bus_Util = 0.293268 
Either_Row_CoL_Bus_Util = 0.347308 
Issued_on_Two_Bus_Simul_Util = 0.094904 
issued_two_Eff = 0.273256 
queue_avg = 18.713949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7139
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100692 n_act=11550 n_pre=11534 n_ref_event=0 n_req=39667 n_rd=37776 n_rd_L2_A=0 n_write=0 n_wr_bk=7564 bw_util=0.2934
n_activity=88921 dram_eff=0.5099
bk0: 2390a 117985i bk1: 2405a 118684i bk2: 2390a 116521i bk3: 2390a 117270i bk4: 2350a 118036i bk5: 2345a 118073i bk6: 2383a 115380i bk7: 2404a 116314i bk8: 2348a 117922i bk9: 2347a 118907i bk10: 2342a 118756i bk11: 2338a 119519i bk12: 2350a 118850i bk13: 2324a 119753i bk14: 2336a 118463i bk15: 2334a 119173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708826
Row_Buffer_Locality_read = 0.727022
Row_Buffer_Locality_write = 0.345320
Bank_Level_Parallism = 7.440041
Bank_Level_Parallism_Col = 4.961565
Bank_Level_Parallism_Ready = 2.222298
write_to_read_ratio_blp_rw_average = 0.270684
GrpLevelPara = 2.732280 

BW Util details:
bwutil = 0.293436 
total_CMD = 154514 
util_bw = 45340 
Wasted_Col = 31692 
Wasted_Row = 6608 
Idle = 70874 

BW Util Bottlenecks: 
RCDc_limit = 42923 
RCDWRc_limit = 4933 
WTRc_limit = 12220 
RTWc_limit = 40735 
CCDLc_limit = 20086 
rwq = 0 
CCDLc_limit_alone = 15162 
WTRc_limit_alone = 11113 
RTWc_limit_alone = 36918 

Commands details: 
total_CMD = 154514 
n_nop = 100692 
Read = 37776 
Write = 0 
L2_Alloc = 0 
L2_WB = 7564 
n_act = 11550 
n_pre = 11534 
n_ref = 0 
n_req = 39667 
total_req = 45340 

Dual Bus Interface Util: 
issued_total_row = 23084 
issued_total_col = 45340 
Row_Bus_Util =  0.149397 
CoL_Bus_Util = 0.293436 
Either_Row_CoL_Bus_Util = 0.348331 
Issued_on_Two_Bus_Simul_Util = 0.094503 
issued_two_Eff = 0.271302 
queue_avg = 18.400980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.401
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100692 n_act=11588 n_pre=11572 n_ref_event=0 n_req=39669 n_rd=37781 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.2934
n_activity=88918 dram_eff=0.5098
bk0: 2385a 117329i bk1: 2403a 117578i bk2: 2402a 118033i bk3: 2398a 116659i bk4: 2350a 117701i bk5: 2334a 118078i bk6: 2390a 116333i bk7: 2382a 116948i bk8: 2362a 117897i bk9: 2335a 118560i bk10: 2346a 119267i bk11: 2340a 118566i bk12: 2340a 117762i bk13: 2327a 119510i bk14: 2339a 119580i bk15: 2348a 119055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707883
Row_Buffer_Locality_read = 0.726847
Row_Buffer_Locality_write = 0.328390
Bank_Level_Parallism = 7.471274
Bank_Level_Parallism_Col = 4.975657
Bank_Level_Parallism_Ready = 2.218693
write_to_read_ratio_blp_rw_average = 0.273903
GrpLevelPara = 2.752100 

BW Util details:
bwutil = 0.293391 
total_CMD = 154514 
util_bw = 45333 
Wasted_Col = 31354 
Wasted_Row = 6704 
Idle = 71123 

BW Util Bottlenecks: 
RCDc_limit = 42634 
RCDWRc_limit = 5169 
WTRc_limit = 11475 
RTWc_limit = 41046 
CCDLc_limit = 19605 
rwq = 0 
CCDLc_limit_alone = 14728 
WTRc_limit_alone = 10342 
RTWc_limit_alone = 37302 

Commands details: 
total_CMD = 154514 
n_nop = 100692 
Read = 37781 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11588 
n_pre = 11572 
n_ref = 0 
n_req = 39669 
total_req = 45333 

Dual Bus Interface Util: 
issued_total_row = 23160 
issued_total_col = 45333 
Row_Bus_Util =  0.149889 
CoL_Bus_Util = 0.293391 
Either_Row_CoL_Bus_Util = 0.348331 
Issued_on_Two_Bus_Simul_Util = 0.094949 
issued_two_Eff = 0.272584 
queue_avg = 18.432362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4324
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100793 n_act=11561 n_pre=11545 n_ref_event=0 n_req=39601 n_rd=37712 n_rd_L2_A=0 n_write=0 n_wr_bk=7556 bw_util=0.293
n_activity=88452 dram_eff=0.5118
bk0: 2401a 117819i bk1: 2391a 118271i bk2: 2393a 117469i bk3: 2396a 117078i bk4: 2342a 116022i bk5: 2347a 117486i bk6: 2403a 118671i bk7: 2385a 117709i bk8: 2341a 117277i bk9: 2348a 119214i bk10: 2340a 119804i bk11: 2334a 117953i bk12: 2330a 120083i bk13: 2322a 119371i bk14: 2324a 117963i bk15: 2315a 117634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708063
Row_Buffer_Locality_read = 0.726108
Row_Buffer_Locality_write = 0.347803
Bank_Level_Parallism = 7.459119
Bank_Level_Parallism_Col = 4.963381
Bank_Level_Parallism_Ready = 2.189670
write_to_read_ratio_blp_rw_average = 0.279413
GrpLevelPara = 2.754582 

BW Util details:
bwutil = 0.292970 
total_CMD = 154514 
util_bw = 45268 
Wasted_Col = 31404 
Wasted_Row = 6716 
Idle = 71126 

BW Util Bottlenecks: 
RCDc_limit = 42623 
RCDWRc_limit = 5080 
WTRc_limit = 10871 
RTWc_limit = 42710 
CCDLc_limit = 20108 
rwq = 0 
CCDLc_limit_alone = 14916 
WTRc_limit_alone = 9745 
RTWc_limit_alone = 38644 

Commands details: 
total_CMD = 154514 
n_nop = 100793 
Read = 37712 
Write = 0 
L2_Alloc = 0 
L2_WB = 7556 
n_act = 11561 
n_pre = 11545 
n_ref = 0 
n_req = 39601 
total_req = 45268 

Dual Bus Interface Util: 
issued_total_row = 23106 
issued_total_col = 45268 
Row_Bus_Util =  0.149540 
CoL_Bus_Util = 0.292970 
Either_Row_CoL_Bus_Util = 0.347677 
Issued_on_Two_Bus_Simul_Util = 0.094833 
issued_two_Eff = 0.272761 
queue_avg = 18.782784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7828
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100514 n_act=11519 n_pre=11503 n_ref_event=0 n_req=39658 n_rd=37765 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2934
n_activity=89232 dram_eff=0.5081
bk0: 2395a 118308i bk1: 2406a 118391i bk2: 2390a 115437i bk3: 2386a 115714i bk4: 2345a 118111i bk5: 2339a 118134i bk6: 2383a 119144i bk7: 2399a 116331i bk8: 2346a 119076i bk9: 2362a 118362i bk10: 2349a 119075i bk11: 2328a 119598i bk12: 2326a 118705i bk13: 2341a 119733i bk14: 2342a 118188i bk15: 2328a 119292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709542
Row_Buffer_Locality_read = 0.728002
Row_Buffer_Locality_write = 0.341257
Bank_Level_Parallism = 7.388984
Bank_Level_Parallism_Col = 4.919924
Bank_Level_Parallism_Ready = 2.175750
write_to_read_ratio_blp_rw_average = 0.277255
GrpLevelPara = 2.732880 

BW Util details:
bwutil = 0.293417 
total_CMD = 154514 
util_bw = 45337 
Wasted_Col = 31888 
Wasted_Row = 6722 
Idle = 70567 

BW Util Bottlenecks: 
RCDc_limit = 43065 
RCDWRc_limit = 5103 
WTRc_limit = 11462 
RTWc_limit = 41453 
CCDLc_limit = 20273 
rwq = 0 
CCDLc_limit_alone = 15253 
WTRc_limit_alone = 10258 
RTWc_limit_alone = 37637 

Commands details: 
total_CMD = 154514 
n_nop = 100514 
Read = 37765 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11519 
n_pre = 11503 
n_ref = 0 
n_req = 39658 
total_req = 45337 

Dual Bus Interface Util: 
issued_total_row = 23022 
issued_total_col = 45337 
Row_Bus_Util =  0.148996 
CoL_Bus_Util = 0.293417 
Either_Row_CoL_Bus_Util = 0.349483 
Issued_on_Two_Bus_Simul_Util = 0.092930 
issued_two_Eff = 0.265907 
queue_avg = 18.513889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5139
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100656 n_act=11555 n_pre=11539 n_ref_event=0 n_req=39624 n_rd=37740 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.293
n_activity=88695 dram_eff=0.5105
bk0: 2401a 116891i bk1: 2394a 117436i bk2: 2392a 117242i bk3: 2406a 118636i bk4: 2336a 117159i bk5: 2340a 117431i bk6: 2387a 118014i bk7: 2390a 116894i bk8: 2349a 118779i bk9: 2352a 116956i bk10: 2337a 120113i bk11: 2328a 119966i bk12: 2330a 119447i bk13: 2336a 118619i bk14: 2335a 119605i bk15: 2327a 120280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708384
Row_Buffer_Locality_read = 0.727107
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 7.381174
Bank_Level_Parallism_Col = 4.873777
Bank_Level_Parallism_Ready = 2.139677
write_to_read_ratio_blp_rw_average = 0.274904
GrpLevelPara = 2.712138 

BW Util details:
bwutil = 0.293022 
total_CMD = 154514 
util_bw = 45276 
Wasted_Col = 31910 
Wasted_Row = 6592 
Idle = 70736 

BW Util Bottlenecks: 
RCDc_limit = 43353 
RCDWRc_limit = 5037 
WTRc_limit = 11578 
RTWc_limit = 40838 
CCDLc_limit = 19688 
rwq = 0 
CCDLc_limit_alone = 14970 
WTRc_limit_alone = 10447 
RTWc_limit_alone = 37251 

Commands details: 
total_CMD = 154514 
n_nop = 100656 
Read = 37740 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11555 
n_pre = 11539 
n_ref = 0 
n_req = 39624 
total_req = 45276 

Dual Bus Interface Util: 
issued_total_row = 23094 
issued_total_col = 45276 
Row_Bus_Util =  0.149462 
CoL_Bus_Util = 0.293022 
Either_Row_CoL_Bus_Util = 0.348564 
Issued_on_Two_Bus_Simul_Util = 0.093920 
issued_two_Eff = 0.269449 
queue_avg = 18.758410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7584
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100525 n_act=11572 n_pre=11556 n_ref_event=0 n_req=39626 n_rd=37727 n_rd_L2_A=0 n_write=0 n_wr_bk=7596 bw_util=0.2933
n_activity=89571 dram_eff=0.506
bk0: 2391a 116374i bk1: 2393a 118301i bk2: 2381a 117736i bk3: 2399a 115868i bk4: 2341a 118380i bk5: 2358a 118916i bk6: 2391a 116560i bk7: 2390a 117044i bk8: 2327a 119856i bk9: 2352a 117407i bk10: 2349a 119510i bk11: 2326a 120036i bk12: 2332a 119896i bk13: 2336a 118715i bk14: 2339a 119834i bk15: 2322a 118808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707969
Row_Buffer_Locality_read = 0.727198
Row_Buffer_Locality_write = 0.325961
Bank_Level_Parallism = 7.352926
Bank_Level_Parallism_Col = 4.882213
Bank_Level_Parallism_Ready = 2.146239
write_to_read_ratio_blp_rw_average = 0.280648
GrpLevelPara = 2.736234 

BW Util details:
bwutil = 0.293326 
total_CMD = 154514 
util_bw = 45323 
Wasted_Col = 31906 
Wasted_Row = 6902 
Idle = 70383 

BW Util Bottlenecks: 
RCDc_limit = 43077 
RCDWRc_limit = 5260 
WTRc_limit = 11370 
RTWc_limit = 41655 
CCDLc_limit = 19778 
rwq = 0 
CCDLc_limit_alone = 14924 
WTRc_limit_alone = 10265 
RTWc_limit_alone = 37906 

Commands details: 
total_CMD = 154514 
n_nop = 100525 
Read = 37727 
Write = 0 
L2_Alloc = 0 
L2_WB = 7596 
n_act = 11572 
n_pre = 11556 
n_ref = 0 
n_req = 39626 
total_req = 45323 

Dual Bus Interface Util: 
issued_total_row = 23128 
issued_total_col = 45323 
Row_Bus_Util =  0.149682 
CoL_Bus_Util = 0.293326 
Either_Row_CoL_Bus_Util = 0.349412 
Issued_on_Two_Bus_Simul_Util = 0.093597 
issued_two_Eff = 0.267869 
queue_avg = 18.582045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.582
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100540 n_act=11653 n_pre=11637 n_ref_event=0 n_req=39704 n_rd=37809 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2938
n_activity=89658 dram_eff=0.5062
bk0: 2378a 118089i bk1: 2398a 117180i bk2: 2399a 116881i bk3: 2385a 117094i bk4: 2353a 117239i bk5: 2341a 116786i bk6: 2402a 116814i bk7: 2379a 117832i bk8: 2370a 117801i bk9: 2343a 118671i bk10: 2339a 118230i bk11: 2355a 118740i bk12: 2347a 119718i bk13: 2347a 119756i bk14: 2335a 118424i bk15: 2338a 117480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706503
Row_Buffer_Locality_read = 0.724907
Row_Buffer_Locality_write = 0.339314
Bank_Level_Parallism = 7.411979
Bank_Level_Parallism_Col = 4.912516
Bank_Level_Parallism_Ready = 2.150146
write_to_read_ratio_blp_rw_average = 0.270546
GrpLevelPara = 2.713794 

BW Util details:
bwutil = 0.293753 
total_CMD = 154514 
util_bw = 45389 
Wasted_Col = 32078 
Wasted_Row = 6882 
Idle = 70165 

BW Util Bottlenecks: 
RCDc_limit = 43340 
RCDWRc_limit = 5071 
WTRc_limit = 12166 
RTWc_limit = 42973 
CCDLc_limit = 20509 
rwq = 0 
CCDLc_limit_alone = 15290 
WTRc_limit_alone = 10772 
RTWc_limit_alone = 39148 

Commands details: 
total_CMD = 154514 
n_nop = 100540 
Read = 37809 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11653 
n_pre = 11637 
n_ref = 0 
n_req = 39704 
total_req = 45389 

Dual Bus Interface Util: 
issued_total_row = 23290 
issued_total_col = 45389 
Row_Bus_Util =  0.150731 
CoL_Bus_Util = 0.293753 
Either_Row_CoL_Bus_Util = 0.349315 
Issued_on_Two_Bus_Simul_Util = 0.095169 
issued_two_Eff = 0.272446 
queue_avg = 18.766338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7663
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100536 n_act=11710 n_pre=11694 n_ref_event=0 n_req=39685 n_rd=37801 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.2934
n_activity=88995 dram_eff=0.5094
bk0: 2391a 117404i bk1: 2409a 116566i bk2: 2416a 115873i bk3: 2387a 118178i bk4: 2366a 115784i bk5: 2342a 116864i bk6: 2389a 117578i bk7: 2404a 118199i bk8: 2355a 118254i bk9: 2336a 119377i bk10: 2338a 118894i bk11: 2342a 117179i bk12: 2328a 117964i bk13: 2333a 118279i bk14: 2336a 117661i bk15: 2329a 118666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704926
Row_Buffer_Locality_read = 0.723976
Row_Buffer_Locality_write = 0.322718
Bank_Level_Parallism = 7.508043
Bank_Level_Parallism_Col = 4.966831
Bank_Level_Parallism_Ready = 2.186492
write_to_read_ratio_blp_rw_average = 0.268219
GrpLevelPara = 2.741030 

BW Util details:
bwutil = 0.293417 
total_CMD = 154514 
util_bw = 45337 
Wasted_Col = 31754 
Wasted_Row = 6711 
Idle = 70712 

BW Util Bottlenecks: 
RCDc_limit = 43221 
RCDWRc_limit = 4969 
WTRc_limit = 11812 
RTWc_limit = 42053 
CCDLc_limit = 19678 
rwq = 0 
CCDLc_limit_alone = 14662 
WTRc_limit_alone = 10611 
RTWc_limit_alone = 38238 

Commands details: 
total_CMD = 154514 
n_nop = 100536 
Read = 37801 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11710 
n_pre = 11694 
n_ref = 0 
n_req = 39685 
total_req = 45337 

Dual Bus Interface Util: 
issued_total_row = 23404 
issued_total_col = 45337 
Row_Bus_Util =  0.151468 
CoL_Bus_Util = 0.293417 
Either_Row_CoL_Bus_Util = 0.349340 
Issued_on_Two_Bus_Simul_Util = 0.095545 
issued_two_Eff = 0.273500 
queue_avg = 18.652328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6523
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100777 n_act=11521 n_pre=11505 n_ref_event=0 n_req=39639 n_rd=37755 n_rd_L2_A=0 n_write=0 n_wr_bk=7536 bw_util=0.2931
n_activity=88872 dram_eff=0.5096
bk0: 2388a 117146i bk1: 2393a 117250i bk2: 2397a 114565i bk3: 2389a 116874i bk4: 2334a 116989i bk5: 2360a 116437i bk6: 2396a 117257i bk7: 2390a 117069i bk8: 2333a 117514i bk9: 2358a 119196i bk10: 2335a 118600i bk11: 2339a 118909i bk12: 2330a 119378i bk13: 2346a 117655i bk14: 2340a 118647i bk15: 2327a 119188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709352
Row_Buffer_Locality_read = 0.727321
Row_Buffer_Locality_write = 0.349257
Bank_Level_Parallism = 7.530057
Bank_Level_Parallism_Col = 5.053299
Bank_Level_Parallism_Ready = 2.231834
write_to_read_ratio_blp_rw_average = 0.280492
GrpLevelPara = 2.769803 

BW Util details:
bwutil = 0.293119 
total_CMD = 154514 
util_bw = 45291 
Wasted_Col = 31487 
Wasted_Row = 6779 
Idle = 70957 

BW Util Bottlenecks: 
RCDc_limit = 43036 
RCDWRc_limit = 4890 
WTRc_limit = 11545 
RTWc_limit = 45259 
CCDLc_limit = 20020 
rwq = 0 
CCDLc_limit_alone = 14749 
WTRc_limit_alone = 10394 
RTWc_limit_alone = 41139 

Commands details: 
total_CMD = 154514 
n_nop = 100777 
Read = 37755 
Write = 0 
L2_Alloc = 0 
L2_WB = 7536 
n_act = 11521 
n_pre = 11505 
n_ref = 0 
n_req = 39639 
total_req = 45291 

Dual Bus Interface Util: 
issued_total_row = 23026 
issued_total_col = 45291 
Row_Bus_Util =  0.149022 
CoL_Bus_Util = 0.293119 
Either_Row_CoL_Bus_Util = 0.347781 
Issued_on_Two_Bus_Simul_Util = 0.094360 
issued_two_Eff = 0.271321 
queue_avg = 19.017416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0174
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100605 n_act=11566 n_pre=11550 n_ref_event=0 n_req=39641 n_rd=37751 n_rd_L2_A=0 n_write=0 n_wr_bk=7560 bw_util=0.2932
n_activity=89537 dram_eff=0.5061
bk0: 2390a 116892i bk1: 2378a 117231i bk2: 2387a 118181i bk3: 2394a 115716i bk4: 2335a 116969i bk5: 2360a 117147i bk6: 2394a 116462i bk7: 2374a 116581i bk8: 2357a 117650i bk9: 2358a 117659i bk10: 2340a 117689i bk11: 2330a 117545i bk12: 2330a 120045i bk13: 2343a 116668i bk14: 2340a 118735i bk15: 2341a 119514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708231
Row_Buffer_Locality_read = 0.726974
Row_Buffer_Locality_write = 0.333862
Bank_Level_Parallism = 7.507178
Bank_Level_Parallism_Col = 5.042579
Bank_Level_Parallism_Ready = 2.213789
write_to_read_ratio_blp_rw_average = 0.284590
GrpLevelPara = 2.760386 

BW Util details:
bwutil = 0.293249 
total_CMD = 154514 
util_bw = 45311 
Wasted_Col = 31911 
Wasted_Row = 6855 
Idle = 70437 

BW Util Bottlenecks: 
RCDc_limit = 43368 
RCDWRc_limit = 5199 
WTRc_limit = 11207 
RTWc_limit = 46372 
CCDLc_limit = 20153 
rwq = 0 
CCDLc_limit_alone = 14911 
WTRc_limit_alone = 10108 
RTWc_limit_alone = 42229 

Commands details: 
total_CMD = 154514 
n_nop = 100605 
Read = 37751 
Write = 0 
L2_Alloc = 0 
L2_WB = 7560 
n_act = 11566 
n_pre = 11550 
n_ref = 0 
n_req = 39641 
total_req = 45311 

Dual Bus Interface Util: 
issued_total_row = 23116 
issued_total_col = 45311 
Row_Bus_Util =  0.149605 
CoL_Bus_Util = 0.293249 
Either_Row_CoL_Bus_Util = 0.348894 
Issued_on_Two_Bus_Simul_Util = 0.093959 
issued_two_Eff = 0.269306 
queue_avg = 19.197807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1978
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100822 n_act=11503 n_pre=11487 n_ref_event=0 n_req=39602 n_rd=37714 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.293
n_activity=88996 dram_eff=0.5086
bk0: 2391a 118149i bk1: 2392a 117258i bk2: 2392a 117109i bk3: 2384a 117262i bk4: 2345a 118035i bk5: 2343a 117508i bk6: 2384a 117736i bk7: 2395a 117317i bk8: 2346a 118582i bk9: 2337a 118848i bk10: 2327a 119395i bk11: 2358a 118103i bk12: 2337a 118016i bk13: 2315a 118759i bk14: 2331a 119473i bk15: 2337a 118208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709535
Row_Buffer_Locality_read = 0.727926
Row_Buffer_Locality_write = 0.342161
Bank_Level_Parallism = 7.436913
Bank_Level_Parallism_Col = 4.960388
Bank_Level_Parallism_Ready = 2.204149
write_to_read_ratio_blp_rw_average = 0.275895
GrpLevelPara = 2.733553 

BW Util details:
bwutil = 0.292957 
total_CMD = 154514 
util_bw = 45266 
Wasted_Col = 31614 
Wasted_Row = 6766 
Idle = 70868 

BW Util Bottlenecks: 
RCDc_limit = 42400 
RCDWRc_limit = 4966 
WTRc_limit = 11429 
RTWc_limit = 42757 
CCDLc_limit = 19561 
rwq = 0 
CCDLc_limit_alone = 14609 
WTRc_limit_alone = 10272 
RTWc_limit_alone = 38962 

Commands details: 
total_CMD = 154514 
n_nop = 100822 
Read = 37714 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11503 
n_pre = 11487 
n_ref = 0 
n_req = 39602 
total_req = 45266 

Dual Bus Interface Util: 
issued_total_row = 22990 
issued_total_col = 45266 
Row_Bus_Util =  0.148789 
CoL_Bus_Util = 0.292957 
Either_Row_CoL_Bus_Util = 0.347490 
Issued_on_Two_Bus_Simul_Util = 0.094257 
issued_two_Eff = 0.271251 
queue_avg = 18.670929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6709
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154514 n_nop=100724 n_act=11500 n_pre=11484 n_ref_event=0 n_req=39685 n_rd=37789 n_rd_L2_A=0 n_write=0 n_wr_bk=7584 bw_util=0.2936
n_activity=89557 dram_eff=0.5066
bk0: 2392a 116497i bk1: 2395a 118983i bk2: 2412a 116554i bk3: 2387a 117089i bk4: 2348a 117825i bk5: 2341a 116069i bk6: 2402a 117553i bk7: 2374a 117763i bk8: 2370a 118042i bk9: 2333a 118863i bk10: 2337a 119676i bk11: 2346a 118519i bk12: 2348a 118648i bk13: 2325a 120115i bk14: 2350a 117807i bk15: 2329a 119355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710218
Row_Buffer_Locality_read = 0.729075
Row_Buffer_Locality_write = 0.334388
Bank_Level_Parallism = 7.409910
Bank_Level_Parallism_Col = 4.972489
Bank_Level_Parallism_Ready = 2.181848
write_to_read_ratio_blp_rw_average = 0.277242
GrpLevelPara = 2.744893 

BW Util details:
bwutil = 0.293650 
total_CMD = 154514 
util_bw = 45373 
Wasted_Col = 31810 
Wasted_Row = 6833 
Idle = 70498 

BW Util Bottlenecks: 
RCDc_limit = 42670 
RCDWRc_limit = 5011 
WTRc_limit = 11457 
RTWc_limit = 42529 
CCDLc_limit = 19573 
rwq = 0 
CCDLc_limit_alone = 14771 
WTRc_limit_alone = 10335 
RTWc_limit_alone = 38849 

Commands details: 
total_CMD = 154514 
n_nop = 100724 
Read = 37789 
Write = 0 
L2_Alloc = 0 
L2_WB = 7584 
n_act = 11500 
n_pre = 11484 
n_ref = 0 
n_req = 39685 
total_req = 45373 

Dual Bus Interface Util: 
issued_total_row = 22984 
issued_total_col = 45373 
Row_Bus_Util =  0.148750 
CoL_Bus_Util = 0.293650 
Either_Row_CoL_Bus_Util = 0.348124 
Issued_on_Two_Bus_Simul_Util = 0.094276 
issued_two_Eff = 0.270812 
queue_avg = 19.136816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34398, Miss = 28307, Miss_rate = 0.823, Pending_hits = 3493, Reservation_fails = 0
L2_cache_bank[1]: Access = 34225, Miss = 28271, Miss_rate = 0.826, Pending_hits = 3511, Reservation_fails = 246
L2_cache_bank[2]: Access = 34261, Miss = 28265, Miss_rate = 0.825, Pending_hits = 3462, Reservation_fails = 0
L2_cache_bank[3]: Access = 34262, Miss = 28207, Miss_rate = 0.823, Pending_hits = 3445, Reservation_fails = 104
L2_cache_bank[4]: Access = 34301, Miss = 28270, Miss_rate = 0.824, Pending_hits = 3464, Reservation_fails = 0
L2_cache_bank[5]: Access = 34168, Miss = 28180, Miss_rate = 0.825, Pending_hits = 3394, Reservation_fails = 0
L2_cache_bank[6]: Access = 34318, Miss = 28268, Miss_rate = 0.824, Pending_hits = 3453, Reservation_fails = 0
L2_cache_bank[7]: Access = 34034, Miss = 28196, Miss_rate = 0.828, Pending_hits = 3438, Reservation_fails = 0
L2_cache_bank[8]: Access = 34077, Miss = 28222, Miss_rate = 0.828, Pending_hits = 3428, Reservation_fails = 29
L2_cache_bank[9]: Access = 34270, Miss = 28256, Miss_rate = 0.825, Pending_hits = 3472, Reservation_fails = 104
L2_cache_bank[10]: Access = 34293, Miss = 28283, Miss_rate = 0.825, Pending_hits = 3482, Reservation_fails = 49
L2_cache_bank[11]: Access = 34245, Miss = 28257, Miss_rate = 0.825, Pending_hits = 3482, Reservation_fails = 0
L2_cache_bank[12]: Access = 34288, Miss = 28251, Miss_rate = 0.824, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[13]: Access = 34258, Miss = 28257, Miss_rate = 0.825, Pending_hits = 3494, Reservation_fails = 0
L2_cache_bank[14]: Access = 34151, Miss = 28270, Miss_rate = 0.828, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[15]: Access = 34363, Miss = 28280, Miss_rate = 0.823, Pending_hits = 3517, Reservation_fails = 57
L2_cache_bank[16]: Access = 34362, Miss = 28294, Miss_rate = 0.823, Pending_hits = 3477, Reservation_fails = 0
L2_cache_bank[17]: Access = 34588, Miss = 28234, Miss_rate = 0.816, Pending_hits = 3482, Reservation_fails = 0
L2_cache_bank[18]: Access = 34259, Miss = 28262, Miss_rate = 0.825, Pending_hits = 3432, Reservation_fails = 0
L2_cache_bank[19]: Access = 34547, Miss = 28273, Miss_rate = 0.818, Pending_hits = 3496, Reservation_fails = 0
L2_cache_bank[20]: Access = 34253, Miss = 28216, Miss_rate = 0.824, Pending_hits = 3387, Reservation_fails = 0
L2_cache_bank[21]: Access = 34537, Miss = 28294, Miss_rate = 0.819, Pending_hits = 3543, Reservation_fails = 90
L2_cache_bank[22]: Access = 34328, Miss = 28293, Miss_rate = 0.824, Pending_hits = 3479, Reservation_fails = 0
L2_cache_bank[23]: Access = 34257, Miss = 28137, Miss_rate = 0.821, Pending_hits = 3384, Reservation_fails = 0
L2_cache_bank[24]: Access = 34263, Miss = 28257, Miss_rate = 0.825, Pending_hits = 3444, Reservation_fails = 0
L2_cache_bank[25]: Access = 34552, Miss = 28216, Miss_rate = 0.817, Pending_hits = 3440, Reservation_fails = 252
L2_cache_bank[26]: Access = 34235, Miss = 28204, Miss_rate = 0.824, Pending_hits = 3418, Reservation_fails = 0
L2_cache_bank[27]: Access = 34617, Miss = 28276, Miss_rate = 0.817, Pending_hits = 3510, Reservation_fails = 75
L2_cache_bank[28]: Access = 33948, Miss = 28262, Miss_rate = 0.833, Pending_hits = 3475, Reservation_fails = 451
L2_cache_bank[29]: Access = 34588, Miss = 28263, Miss_rate = 0.817, Pending_hits = 3471, Reservation_fails = 73
L2_cache_bank[30]: Access = 33962, Miss = 28239, Miss_rate = 0.831, Pending_hits = 3468, Reservation_fails = 592
L2_cache_bank[31]: Access = 34476, Miss = 28242, Miss_rate = 0.819, Pending_hits = 3480, Reservation_fails = 132
L2_cache_bank[32]: Access = 34242, Miss = 28209, Miss_rate = 0.824, Pending_hits = 3442, Reservation_fails = 0
L2_cache_bank[33]: Access = 34172, Miss = 28223, Miss_rate = 0.826, Pending_hits = 3475, Reservation_fails = 92
L2_cache_bank[34]: Access = 34226, Miss = 28241, Miss_rate = 0.825, Pending_hits = 3433, Reservation_fails = 0
L2_cache_bank[35]: Access = 34208, Miss = 28249, Miss_rate = 0.826, Pending_hits = 3480, Reservation_fails = 140
L2_cache_bank[36]: Access = 34208, Miss = 28266, Miss_rate = 0.826, Pending_hits = 3491, Reservation_fails = 0
L2_cache_bank[37]: Access = 34406, Miss = 28246, Miss_rate = 0.821, Pending_hits = 3462, Reservation_fails = 244
L2_cache_bank[38]: Access = 34290, Miss = 28242, Miss_rate = 0.824, Pending_hits = 3485, Reservation_fails = 69
L2_cache_bank[39]: Access = 34304, Miss = 28232, Miss_rate = 0.823, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[40]: Access = 34260, Miss = 28211, Miss_rate = 0.823, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[41]: Access = 34328, Miss = 28299, Miss_rate = 0.824, Pending_hits = 3530, Reservation_fails = 244
L2_cache_bank[42]: Access = 34285, Miss = 28274, Miss_rate = 0.825, Pending_hits = 3493, Reservation_fails = 114
L2_cache_bank[43]: Access = 34312, Miss = 28267, Miss_rate = 0.824, Pending_hits = 3463, Reservation_fails = 105
L2_cache_bank[44]: Access = 34366, Miss = 28225, Miss_rate = 0.821, Pending_hits = 3432, Reservation_fails = 103
L2_cache_bank[45]: Access = 34203, Miss = 28249, Miss_rate = 0.826, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[46]: Access = 34244, Miss = 28251, Miss_rate = 0.825, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[47]: Access = 34130, Miss = 28240, Miss_rate = 0.827, Pending_hits = 3483, Reservation_fails = 329
L2_cache_bank[48]: Access = 34198, Miss = 28266, Miss_rate = 0.827, Pending_hits = 3442, Reservation_fails = 105
L2_cache_bank[49]: Access = 34307, Miss = 28267, Miss_rate = 0.824, Pending_hits = 3487, Reservation_fails = 238
L2_cache_bank[50]: Access = 34320, Miss = 28264, Miss_rate = 0.824, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[51]: Access = 34272, Miss = 28219, Miss_rate = 0.823, Pending_hits = 3416, Reservation_fails = 105
L2_cache_bank[52]: Access = 34283, Miss = 28290, Miss_rate = 0.825, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[53]: Access = 34256, Miss = 28290, Miss_rate = 0.826, Pending_hits = 3504, Reservation_fails = 220
L2_cache_bank[54]: Access = 34189, Miss = 28275, Miss_rate = 0.827, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[55]: Access = 34256, Miss = 28269, Miss_rate = 0.825, Pending_hits = 3501, Reservation_fails = 243
L2_cache_bank[56]: Access = 34310, Miss = 28254, Miss_rate = 0.823, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[57]: Access = 34297, Miss = 28263, Miss_rate = 0.824, Pending_hits = 3462, Reservation_fails = 110
L2_cache_bank[58]: Access = 34194, Miss = 28240, Miss_rate = 0.826, Pending_hits = 3461, Reservation_fails = 0
L2_cache_bank[59]: Access = 34128, Miss = 28219, Miss_rate = 0.827, Pending_hits = 3486, Reservation_fails = 390
L2_cache_bank[60]: Access = 34152, Miss = 28238, Miss_rate = 0.827, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[61]: Access = 34336, Miss = 28189, Miss_rate = 0.821, Pending_hits = 3426, Reservation_fails = 248
L2_cache_bank[62]: Access = 34329, Miss = 28244, Miss_rate = 0.823, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[63]: Access = 34402, Miss = 28325, Miss_rate = 0.823, Pending_hits = 3495, Reservation_fails = 0
L2_total_cache_accesses = 2194097
L2_total_cache_misses = 1808038
L2_total_cache_miss_rate = 0.8240
L2_total_cache_pending_hits = 221824
L2_total_cache_reservation_fails = 5353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 221824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 898931
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 81250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 518750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1594097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 600000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5297
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=2194097
icnt_total_pkts_simt_to_mem=2194097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2194097
Req_Network_cycles = 205777
Req_Network_injected_packets_per_cycle =      10.6625 
Req_Network_conflicts_per_cycle =       6.1660
Req_Network_conflicts_per_cycle_util =       8.6777
Req_Bank_Level_Parallism =      15.0059
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7630
Req_Network_out_buffer_full_per_cycle =       0.0093
Req_Network_out_buffer_avg_util =      48.3854

Reply_Network_injected_packets_num = 2194097
Reply_Network_cycles = 205777
Reply_Network_injected_packets_per_cycle =       10.6625
Reply_Network_conflicts_per_cycle =        2.6628
Reply_Network_conflicts_per_cycle_util =       3.7411
Reply_Bank_Level_Parallism =      14.9800
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8613
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1333
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 22 sec (1102 sec)
gpgpu_simulation_rate = 366579 (inst/sec)
gpgpu_simulation_rate = 186 (cycle/sec)
gpgpu_silicon_slowdown = 6086021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa228320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa22831c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa228318..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa2283d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa2283d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ad21d2a608 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3f80 (test.1.sm_70.ptx:2498) @%p1 bra $L__BB2_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (test.1.sm_70.ptx:2947) setp.ge.s32 %p22, %r6, %r66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (test.1.sm_70.ptx:2578) @%p2 bra $L__BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4518 (test.1.sm_70.ptx:2690) setp.gt.s32 %p8, %r8, 511;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4200 (test.1.sm_70.ptx:2582) @%p3 bra $L__BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (test.1.sm_70.ptx:2613) setp.lt.u32 %p6, %r10, 480;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4248 (test.1.sm_70.ptx:2592) @%p4 bra $L__BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (test.1.sm_70.ptx:2613) setp.lt.u32 %p6, %r10, 480;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4290 (test.1.sm_70.ptx:2602) @%p5 bra $L__BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (test.1.sm_70.ptx:2613) setp.lt.u32 %p6, %r10, 480;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x42d8 (test.1.sm_70.ptx:2614) @%p6 bra $L__BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4518 (test.1.sm_70.ptx:2690) setp.gt.s32 %p8, %r8, 511;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4510 (test.1.sm_70.ptx:2687) @%p7 bra $L__BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4518 (test.1.sm_70.ptx:2690) setp.gt.s32 %p8, %r8, 511;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4520 (test.1.sm_70.ptx:2691) @%p8 bra $L__BB2_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (test.1.sm_70.ptx:2845) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4538 (test.1.sm_70.ptx:2695) @%p9 bra $L__BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4650 (test.1.sm_70.ptx:2744) setp.lt.u32 %p15, %r11, 480;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4550 (test.1.sm_70.ptx:2699) @%p10 bra $L__BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4580 (test.1.sm_70.ptx:2708) st.shared.f32 [%r24], %f154;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4598 (test.1.sm_70.ptx:2711) @%p11 bra $L__BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4650 (test.1.sm_70.ptx:2744) setp.lt.u32 %p15, %r11, 480;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x45b0 (test.1.sm_70.ptx:2715) @%p12 bra $L__BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45e0 (test.1.sm_70.ptx:2724) st.shared.f32 [%r32], %f155;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x45f8 (test.1.sm_70.ptx:2727) @%p13 bra $L__BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4650 (test.1.sm_70.ptx:2744) setp.lt.u32 %p15, %r11, 480;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4610 (test.1.sm_70.ptx:2731) @%p14 bra $L__BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4640 (test.1.sm_70.ptx:2740) st.shared.f32 [%r35], %f156;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4658 (test.1.sm_70.ptx:2745) @%p15 bra $L__BB2_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (test.1.sm_70.ptx:2845) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x46b0 (test.1.sm_70.ptx:2758) @%p16 bra $L__BB2_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e0 (test.1.sm_70.ptx:2767) mad.lo.s32 %r188, %r43, 132, %r85;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4748 (test.1.sm_70.ptx:2780) @%p17 bra $L__BB2_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4778 (test.1.sm_70.ptx:2789) mad.lo.s32 %r199, %r46, 132, %r85;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x47f0 (test.1.sm_70.ptx:2804) @%p18 bra $L__BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (test.1.sm_70.ptx:2813) mad.lo.s32 %r210, %r49, 132, %r85;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4888 (test.1.sm_70.ptx:2826) @%p19 bra $L__BB2_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48b8 (test.1.sm_70.ptx:2835) mad.lo.s32 %r221, %r52, 132, %r85;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x48f0 (test.1.sm_70.ptx:2842) @%p20 bra $L__BB2_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (test.1.sm_70.ptx:2845) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4c10 (test.1.sm_70.ptx:2944) @%p21 bra $L__BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (test.1.sm_70.ptx:2947) setp.ge.s32 %p22, %r6, %r66;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4c30 (test.1.sm_70.ptx:2950) @%p24 bra $L__BB2_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e40 (test.1.sm_70.ptx:3032) ret;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4c40 (test.1.sm_70.ptx:2953) @%p25 bra $L__BB2_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd0 (test.1.sm_70.ptx:3015) cvta.to.global.u64 %rd58, %rd17;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4c60 (test.1.sm_70.ptx:2958) @%p26 bra $L__BB2_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (test.1.sm_70.ptx:2981) not.b32 %r226, %r9;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4ce0 (test.1.sm_70.ptx:2978) @%p27 bra $L__BB2_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (test.1.sm_70.ptx:2981) not.b32 %r226, %r9;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4d00 (test.1.sm_70.ptx:2984) @%p28 bra $L__BB2_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd0 (test.1.sm_70.ptx:3015) cvta.to.global.u64 %rd58, %rd17;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4dc8 (test.1.sm_70.ptx:3012) @%p29 bra $L__BB2_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd0 (test.1.sm_70.ptx:3015) cvta.to.global.u64 %rd58, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4e28 (test.1.sm_70.ptx:3026) @%p30 bra $L__BB2_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e40 (test.1.sm_70.ptx:3032) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii' to stream 0, gridDim= (1,625,1) blockDim = (10,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12gemmNT_T_kerILi10ELi16ELi1ELi1EEvPKfS1_PfS1_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 17315
gpu_sim_insn = 45060000
gpu_ipc =    2602.3679
gpu_tot_sim_cycle = 223092
gpu_tot_sim_insn = 449030864
gpu_tot_ipc =    2012.7609
gpu_tot_issued_cta = 3283
gpu_occupancy = 56.6183% 
gpu_tot_occupancy = 46.1887% 
max_total_param_size = 0
gpu_stall_dramfull = 2276736
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7211
partiton_level_parallism_total  =      10.2790
partiton_level_parallism_util =      10.4395
partiton_level_parallism_util_total  =      14.7281
L2_BW  =     207.2394 GB/Sec
L2_BW_total  =     372.3456 GB/Sec
gpu_total_sim_rate=382479

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 73290, Miss = 31532, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[1]: Access = 74562, Miss = 32188, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[2]: Access = 73290, Miss = 31594, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[3]: Access = 62506, Miss = 26412, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[4]: Access = 58690, Miss = 24839, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[5]: Access = 58704, Miss = 25395, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[6]: Access = 58704, Miss = 25402, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[7]: Access = 76072, Miss = 32805, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[8]: Access = 73528, Miss = 31652, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[9]: Access = 73528, Miss = 31873, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[10]: Access = 73528, Miss = 31869, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[11]: Access = 73528, Miss = 31894, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[12]: Access = 74800, Miss = 32418, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[13]: Access = 74800, Miss = 32291, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[14]: Access = 72256, Miss = 31222, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[15]: Access = 74800, Miss = 32435, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[16]: Access = 72256, Miss = 31292, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[17]: Access = 74800, Miss = 32361, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[18]: Access = 74800, Miss = 32426, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[19]: Access = 72256, Miss = 31214, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[20]: Access = 73528, Miss = 31783, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[21]: Access = 73528, Miss = 31830, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[22]: Access = 73528, Miss = 31807, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[23]: Access = 74800, Miss = 32403, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[24]: Access = 73528, Miss = 32038, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[25]: Access = 73528, Miss = 31863, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[26]: Access = 74800, Miss = 32408, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[27]: Access = 72256, Miss = 31269, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[28]: Access = 72256, Miss = 31269, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[29]: Access = 73528, Miss = 31886, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[30]: Access = 76072, Miss = 33010, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[31]: Access = 74800, Miss = 32161, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[32]: Access = 73528, Miss = 31553, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[33]: Access = 72256, Miss = 31277, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[34]: Access = 76072, Miss = 32977, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[35]: Access = 76072, Miss = 32848, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[36]: Access = 73528, Miss = 31773, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[37]: Access = 73528, Miss = 31862, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[38]: Access = 73528, Miss = 31848, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[39]: Access = 74800, Miss = 32342, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[40]: Access = 73528, Miss = 31777, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[41]: Access = 73528, Miss = 31799, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[42]: Access = 73528, Miss = 31725, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[43]: Access = 73528, Miss = 31831, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[44]: Access = 72256, Miss = 31234, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 254
	L1D_cache_core[45]: Access = 74800, Miss = 32352, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[46]: Access = 73528, Miss = 31824, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[47]: Access = 73528, Miss = 31868, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[48]: Access = 73528, Miss = 31822, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[49]: Access = 73528, Miss = 31742, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[50]: Access = 74800, Miss = 32303, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[51]: Access = 73528, Miss = 31822, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[52]: Access = 73528, Miss = 31825, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[53]: Access = 73528, Miss = 31885, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[54]: Access = 73528, Miss = 31852, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[55]: Access = 72256, Miss = 31186, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[56]: Access = 73528, Miss = 31705, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 266
	L1D_cache_core[57]: Access = 73528, Miss = 31794, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[58]: Access = 73528, Miss = 31759, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[59]: Access = 73528, Miss = 31773, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[60]: Access = 73528, Miss = 31754, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[61]: Access = 74800, Miss = 32375, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[62]: Access = 72256, Miss = 31285, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[63]: Access = 74800, Miss = 32329, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[64]: Access = 73528, Miss = 31688, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[65]: Access = 73528, Miss = 31716, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[66]: Access = 73528, Miss = 31700, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[67]: Access = 74800, Miss = 32153, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[68]: Access = 73528, Miss = 31629, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[69]: Access = 74800, Miss = 32302, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[70]: Access = 73290, Miss = 31598, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[71]: Access = 73290, Miss = 31484, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[72]: Access = 73290, Miss = 31428, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[73]: Access = 72018, Miss = 31016, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[74]: Access = 72018, Miss = 31012, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[75]: Access = 74562, Miss = 32138, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[76]: Access = 74562, Miss = 32152, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[77]: Access = 73290, Miss = 31647, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[78]: Access = 73290, Miss = 31600, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[79]: Access = 75834, Miss = 32662, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 289
	L1D_total_cache_accesses = 5845262
	L1D_total_cache_misses = 2524867
	L1D_total_cache_miss_rate = 0.4320
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19960
	L1D_cache_data_port_util = 0.202
	L1D_cache_fill_port_util = 0.102
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3320395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1286288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 626079
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 612500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5232762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 612500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19960
ctas_completed 3283, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 
distro:
10114, 10016, 10016, 10016, 10016, 10114, 10016, 10016, 10016, 10016, 10114, 10016, 10016, 10016, 10016, 10114, 770, 770, 770, 770, 868, 691, 691, 691, 691, 789, 691, 691, 770, 770, 868, 770, 770, 770, 770, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 
gpgpu_n_tot_thrd_icount = 465040576
gpgpu_n_tot_w_icount = 14532518
gpgpu_n_stall_shd_mem = 4966136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1680657
gpgpu_n_mem_write_global = 612500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23470752
gpgpu_n_store_insn = 3340000
gpgpu_n_shmem_insn = 96353920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3083584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4966136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6884312	W0_Idle:382861	W0_Scoreboard:43979369	W1:0	W2:0	W3:0	W4:197500	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14335018
single_issue_nums: WS0:3643008	WS1:3640681	WS2:3638548	WS3:3610281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13445256 {8:1680657,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24500000 {40:612500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67226280 {40:1680657,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4900000 {8:612500,}
maxmflatency = 4963 
max_icnt2mem_latency = 3140 
maxmrqlatency = 2086 
max_icnt2sh_latency = 601 
averagemflatency = 874 
avg_icnt2mem_latency = 313 
avg_mrq_latency = 95 
avg_icnt2sh_latency = 12 
mrq_lat_table:126913 	73835 	44032 	49056 	97866 	353769 	269080 	212571 	105271 	15614 	794 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	569449 	699522 	277751 	466480 	278771 	1184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1085885 	211536 	107633 	129791 	209745 	325401 	206053 	17113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1876282 	179277 	59750 	37798 	30641 	37733 	41984 	29351 	341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	150 	30 	38 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        32        24        24        24        20        28        32        24        32        23        20        20        21        28        28 
dram[1]:        28        28        24        28        20        20        32        32        26        20        32        21        24        20        32        32 
dram[2]:        28        36        20        24        24        20        32        36        32        32        20        20        20        24        32        32 
dram[3]:        28        28        24        24        21        20        32        32        32        32        20        20        28        24        32        32 
dram[4]:        20        24        24        28        28        20        28        32        28        28        16        20        20        28        32        32 
dram[5]:        20        28        20        24        32        24        24        32        28        20        21        24        20        20        32        32 
dram[6]:        20        40        32        28        24        24        28        32        20        32        20        20        20        28        32        28 
dram[7]:        24        40        32        28        20        24        28        28        32        24        17        18        20        28        28        32 
dram[8]:        24        24        36        40        28        28        20        21        20        24        20        24        20        24        28        24 
dram[9]:        24        24        32        32        28        28        20        20        20        20        24        24        20        24        24        24 
dram[10]:        20        24        32        32        36        32        24        20        21        24        20        24        24        20        20        24 
dram[11]:        21        24        32        32        32        32        20        21        21        20        24        24        24        28        20        24 
dram[12]:        20        20        32        32        32        24        28        28        20        24        24        24        28        32        20        20 
dram[13]:        24        24        36        32        28        24        28        28        20        20        24        28        32        32        20        21 
dram[14]:        20        24        36        36        28        32        20        20        20        22        24        24        24        24        20        20 
dram[15]:        20        20        36        36        28        24        24        20        20        20        24        24        28        20        20        20 
dram[16]:        28        28        24        24        20        20        28        28        28        32        20        20        32        20        32        32 
dram[17]:        28        28        25        24        20        24        28        32        32        20        20        20        32        20        32        32 
dram[18]:        28        28        32        24        20        24        32        40        32        32        20        24        28        20        28        32 
dram[19]:        24        28        28        20        24        20        32        32        32        32        21        20        28        28        32        32 
dram[20]:        28        28        24        24        20        20        32        32        32        20        28        20        32        21        32        32 
dram[21]:        24        28        28        24        32        24        28        28        20        20        24        20        28        28        32        32 
dram[22]:        21        24        28        28        24        21        28        28        28        20        23        28        32        28        32        28 
dram[23]:        23        21        32        28        24        24        28        28        20        24        24        28        28        28        32        28 
dram[24]:        20        24        36        36        28        28        20        20        20        22        24        24        24        24        24        24 
dram[25]:        20        24        36        32        28        40        20        20        20        22        24        32        24        24        21        20 
dram[26]:        20        21        32        32        32        32        20        24        24        20        20        32        20        24        20        24 
dram[27]:        24        24        32        32        32        32        20        28        20        24        24        24        24        24        24        20 
dram[28]:        31        20        32        32        28        20        28        28        24        24        24        28        32        32        32        20 
dram[29]:        24        20        32        32        28        24        28        28        24        20        28        24        24        28        28        20 
dram[30]:        20        20        32        36        36        24        21        24        20        24        24        24        28        20        24        21 
dram[31]:        24        20        36        36        28        24        21        20        20        20        28        24        24        20        28        21 
maximum service time to same row:
dram[0]:      9781     10726     10486     10902     10450     10749     11250     10524     11216     15909      9915     10195     11697     11174     12011     10910 
dram[1]:     10628     10770     11019     11365     10856     11023     11296     10815     11505     10386     10711     10960     10188     11044     10269     10860 
dram[2]:     11217     15146     10441     10711     10310     10905     10542     12235     10810     10800     10428     10715     10332     10798     10902     11046 
dram[3]:     10186     11200     10699     10845     10492     10759     11939     13110     10799     16345     11701     10355     11796     11211     10386     10747 
dram[4]:     10737     10498     11142     11250     10563     11002     11066     10814     10995     10664     10569     10864     10728     14727     10871     10703 
dram[5]:     10971     11080     10622     10892     10914     10919     10587     10457     10855     12771     10480     10359     10937     11272     12555     11076 
dram[6]:     10509     10497     10865     10649     10585     10789     10556     11080     11051     11575     10476     10718     11858     10722     10121     11023 
dram[7]:     10765     10670     10595     10409     11047     10541     10526     10517     10879     11051      9909     10482     10552     11750     10633     11289 
dram[8]:     10261     10465     10409     10872     10577     11136     11081     10461     11167     10934     11003     10603     11027     10649     15218     11427 
dram[9]:     13390     10753     10529     10466     11191     11154     10806     10484     10665     10811     14270     11613     10719     11508     11508     11332 
dram[10]:     10651     10677     10588     11103     10443     10816     11395     10488     11118     10317     10630     10190     14653     10483     10513     11255 
dram[11]:     10654     10739     10916     11071     10987     10987     11555     10637     11137     10407     13853     10854     12542     11807     10984     13279 
dram[12]:     10851     10951     10666     10624     11484     11111     10866     11703     10809     12027     10290     11086     14959     10849     12156     12987 
dram[13]:      9991     10319     10900     13431     11390     10533     10928     10823     10665     10532     10163     10720     11385     11482     11492     10637 
dram[14]:     10611     15088     10715     10806     10730     11042     10590     14616     11622     10859     10645     10942     11013     11596     13212     11079 
dram[15]:     10766     11027     10517     10337     10452     10941     10856     10603     10979     10610     10839     10340     11434     10945     12103     11676 
dram[16]:     10176     10297     11132     10190     10826     10669     10502     11196     10589     11071     10396     10473     11268     10565     11137     11103 
dram[17]:     10232     10360     10846     10802     10720     10415     10981     10665     10888     10238     10221     10406     11424     10594     10927     11393 
dram[18]:     10235     10361     10873     10689     15165     11558     11114     10541     10967     11671     10973     14908     10731     11221     11010     11073 
dram[19]:     13382     10815     11534     10630     10749     10525     11019     10485     10642     10454     10266     10410     10875     11698     10673     10975 
dram[20]:     10409     10567     10930     10839     10500     10406     10843     10810     10537     10676      9912     10469     11017     11267     10978     10669 
dram[21]:     11253     10462     10400     10755     10684     10500     10791     10728     10336     13095     12653     10589     11162     10788     11394     11307 
dram[22]:     11110     11289     10923     10938     10625     10800     11210     10908     11595     10293     10450     10321     10542     12168     11379     11065 
dram[23]:     10529     10212     10667     10908     10592     10694     11039     10753     10703     10626     10205     14807     11132     11849     11036     11292 
dram[24]:     11604     10809     10800     10975     10810     12444     10854     10795     13902     10381     10254     10317     10749     11374     11420     13725 
dram[25]:     10464     10477     10863     10516     10841     10534     11140     10730     11083     11274     11869     11754     11066     11403     11249     10466 
dram[26]:     14880     10635     11160     10650     10761     10344     11081     11753     10803     10687     10140     11015     11219     11436     11617     12560 
dram[27]:     10589     10428     15586     10703     10725     11404     11466     11119     11596     10848      9658     10663     11949     11790     13393     10853 
dram[28]:     10124     10392     10697     11188     11106     11018     11409     10428     11722     10832     11535     10372     11289     11357     10845     18592 
dram[29]:     10474     10587     10966     10764     10560     10837     10878     10315     10798     10484     10315     10560     10674     12067     14987     10714 
dram[30]:     10505     10802     11027     11078     10685     10645     10382     10336     10797     10657     10061     11296     10653     14007     11236     11080 
dram[31]:     10179     10394     11307     10421     10759     11107     10615     10737     10967     10428     11133     10282     11499     11151     10406     11067 
average row accesses per activate:
dram[0]:  3.503303  3.529333  3.619241  3.507979  3.563014  3.473896  3.459144  3.701262  3.613915  3.613699  3.684798  3.660690  3.547043  3.564451  3.663877  3.725601 
dram[1]:  3.471129  3.543742  3.675000  3.559892  3.538988  3.497976  3.653846  3.579592  3.674033  3.486737  3.606803  3.551817  3.562584  3.533512  3.631433  3.595628 
dram[2]:  3.569878  3.539491  3.553619  3.598639  3.502030  3.462151  3.705056  3.563930  3.671309  3.600543  3.536913  3.608219  3.607094  3.540323  3.683099  3.615811 
dram[3]:  3.336696  3.475131  3.633880  3.509284  3.542857  3.381699  3.524700  3.520639  3.534413  3.604110  3.585266  3.526596  3.741110  3.468421  3.564103  3.565395 
dram[4]:  3.438642  3.621733  3.473132  3.587280  3.358808  3.510811  3.540940  3.467890  3.536520  3.646240  3.561828  3.687237  3.731259  3.598372  3.587912  3.610497 
dram[5]:  3.410026  3.613169  3.571429  3.537333  3.533243  3.525034  3.574526  3.522487  3.598639  3.543742  3.704895  3.655602  3.617486  3.628966  3.589286  3.530120 
dram[6]:  3.412145  3.684358  3.663435  3.641484  3.460719  3.448276  3.538255  3.580733  3.467105  3.554362  3.574124  3.571042  3.591837  3.578378  3.552561  3.583902 
dram[7]:  3.446920  3.513263  3.690377  3.485602  3.507463  3.559345  3.563930  3.616963  3.659280  3.572005  3.723703  3.584469  3.656425  3.601902  3.551957  3.552703 
dram[8]:  3.486807  3.561995  3.465879  3.479686  3.547945  3.527740  3.515915  3.563588  3.585831  3.574728  3.632877  3.590476  3.482119  3.536618  3.828737  3.655028 
dram[9]:  3.518717  3.587044  3.555108  3.460338  3.581267  3.561210  3.650970  3.498681  3.746121  3.500660  3.629121  3.596730  3.712676  3.658333  3.649513  3.598349 
dram[10]:  3.655172  3.607387  3.497361  3.540107  3.488591  3.511533  3.643741  3.547651  3.585927  3.538770  3.528075  3.606267  3.570652  3.728045  3.561737  3.576712 
dram[11]:  3.543127  3.547170  3.509284  3.578947  3.635724  3.510204  3.665746  3.472991  3.604366  3.678822  3.638736  3.681119  3.632231  3.650069  3.638268  3.569293 
dram[12]:  3.533333  3.490119  3.522667  3.494723  3.556474  3.510149  3.682451  3.472222  3.627586  3.553476  3.615912  3.575101  3.709270  3.619310  3.496011  3.589849 
dram[13]:  3.594005  3.555705  3.585927  3.596730  3.579092  3.551440  3.551678  3.495364  3.624484  3.560811  3.564865  3.603001  3.737960  3.685754  3.562500  3.661538 
dram[14]:  3.613169  3.511968  3.650685  3.575472  3.515604  3.453333  3.453003  3.610425  3.511936  3.614011  3.607094  3.661134  3.590476  3.630495  3.669468  3.609589 
dram[15]:  3.538770  3.450392  3.531915  3.508632  3.501344  3.504749  3.621918  3.577027  3.537534  3.605479  3.669445  3.606803  3.590164  3.737960  3.661992  3.560216 
dram[16]:  3.509987  3.517333  3.521912  3.555108  3.433289  3.492598  3.547779  3.538051  3.650069  3.694134  3.543011  3.584011  3.677824  3.654646  3.618056  3.694366 
dram[17]:  3.521854  3.532710  3.582772  3.455979  3.553133  3.540872  3.499334  3.561404  3.595109  3.665738  3.521448  3.542896  3.637621  3.595075  3.628294  3.627072 
dram[18]:  3.644231  3.488127  3.480263  3.506631  3.498649  3.606103  3.598093  3.658368  3.612859  3.484169  3.674548  3.707865  3.635734  3.568919  3.630345  3.508021 
dram[19]:  3.613388  3.417853  3.582090  3.615489  3.520492  3.476698  3.601085  3.546309  3.616758  3.649243  3.601637  3.638239  3.739316  3.529412  3.601370  3.717731 
dram[20]:  3.557951  3.573351  3.471129  3.488127  3.591724  3.501348  3.540940  3.540612  3.587755  3.650069  3.654696  3.614227  3.594851  3.747504  3.549391  3.572207 
dram[21]:  3.535570  3.574124  3.500659  3.591340  3.555252  3.452000  3.512616  3.486773  3.501319  3.655989  3.689415  3.582656  3.525333  3.612637  3.547297  3.780488 
dram[22]:  3.594301  3.488771  3.606267  3.441558  3.421607  3.441799  3.578735  3.550471  3.606849  3.760684  3.612859  3.573171  3.653259  3.603022  3.609958  3.564384 
dram[23]:  3.599455  3.527225  3.523302  3.510638  3.472630  3.576552  3.595368  3.568548  3.617284  3.599729  3.550201  3.684874  3.581744  3.709677  3.563686  3.640669 
dram[24]:  3.567968  3.560647  3.616120  3.482984  3.403417  3.452730  3.607924  3.506631  3.616438  3.459424  3.685754  3.700422  3.636740  3.542282  3.693820  3.569672 
dram[25]:  3.505976  3.610656  3.571816  3.421936  3.495289  3.531081  3.601361  3.595109  3.602476  3.474376  3.580297  3.797688  3.606019  3.571042  3.603283  3.477333 
dram[26]:  3.579019  3.568733  3.554960  3.388960  3.468085  3.432540  3.542667  3.496680  3.554072  3.566396  3.600817  3.738397  3.606803  3.631507  3.604110  3.473545 
dram[27]:  3.507304  3.483617  3.476562  3.605730  3.419060  3.467914  3.474376  3.621253  3.556452  3.535666  3.577236  3.566038  3.550607  3.533512  3.548038  3.565395 
dram[28]:  3.634113  3.581301  3.421936  3.552419  3.598053  3.473404  3.520584  3.531375  3.718130  3.653793  3.545699  3.570270  3.773639  3.706294  3.545209  3.587912 
dram[29]:  3.536193  3.537736  3.485488  3.570081  3.523809  3.412533  3.588076  3.541779  3.594301  3.536716  3.600817  3.540323  3.761429  3.600000  3.614856  3.651389 
dram[30]:  3.591837  3.522029  3.546917  3.702665  3.488591  3.482574  3.489418  3.547523  3.630854  3.643551  3.618982  3.621769  3.709270  3.655028  3.621023  3.552097 
dram[31]:  3.642759  3.603542  3.501312  3.547651  3.584828  3.438411  3.553476  3.491368  3.592443  3.632964  3.588315  3.650138  3.745763  3.781295  3.564865  3.542741 
average row locality = 1348806/377579 = 3.572248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2533      2525      2543      2510      2474      2469      2541      2511      2534      2526      2530      2542      2527      2516      2515      2522 
dram[1]:      2526      2512      2519      2517      2463      2465      2532      2505      2544      2514      2539      2527      2536      2524      2499      2522 
dram[2]:      2514      2523      2523      2519      2464      2479      2510      2521      2521      2534      2524      2524      2533      2523      2505      2496 
dram[3]:      2526      2534      2532      2519      2477      2460      2514      2517      2503      2516      2516      2540      2520      2525      2531      2506 
dram[4]:      2517      2512      2523      2525      2465      2472      2511      2518      2547      2505      2538      2518      2527      2540      2502      2505 
dram[5]:      2534      2515      2526      2525      2476      2478      2512      2536      2529      2520      2539      2531      2536      2520      2502      2526 
dram[6]:      2522      2518      2519      2524      2472      2474      2510      2513      2520      2537      2540      2528      2528      2536      2524      2515 
dram[7]:      2512      2530      2521      2536      2460      2483      2520      2516      2526      2540      2543      2520      2507      2539      2520      2518 
dram[8]:      2523      2522      2514      2528      2464      2480      2525      2535      2518      2520      2542      2527      2519      2545      2527      2505 
dram[9]:      2514      2537      2517      2534      2473      2464      2509      2526      2540      2536      2530      2529      2524      2523      2513      2503 
dram[10]:      2530      2517      2525      2521      2473      2461      2521      2516      2535      2533      2527      2535      2518      2522      2513      2502 
dram[11]:      2510      2512      2520      2525      2459      2455      2531      2509      2528      2509      2538      2520      2526      2529      2497      2517 
dram[12]:      2532      2527      2515      2523      2459      2468      2517      2499      2514      2544      2526      2531      2531      2514      2517      2507 
dram[13]:      2518      2527      2526      2513      2475      2463      2519      2513      2520      2522      2527      2530      2527      2528      2512      2507 
dram[14]:      2515      2521      2539      2525      2463      2463      2521      2506      2534      2517      2532      2536      2527      2532      2508      2524 
dram[15]:      2528      2522      2529      2514      2481      2456      2517      2520      2523      2519      2531      2540      2518      2527      2500      2520 
dram[16]:      2515      2519      2525      2517      2471      2469      2513      2522      2524      2530      2524      2535      2526      2525      2494      2512 
dram[17]:      2537      2524      2534      2503      2481      2471      2501      2513      2531      2516      2516      2533      2521      2516      2505      2516 
dram[18]:      2532      2522      2518      2516      2464      2475      2514      2520      2526      2525      2530      2528      2514      2529      2520      2513 
dram[19]:      2524      2521      2514      2534      2451      2483      2529      2514      2519      2537      2528      2534      2514      2529      2517      2510 
dram[20]:      2518      2533      2518      2518      2478      2473      2511      2532      2524      2523      2534      2530      2542      2516      2512      2510 
dram[21]:      2513      2531      2530      2526      2478      2462      2518      2510      2538      2511      2538      2532      2532      2519      2515      2524 
dram[22]:      2529      2519      2521      2524      2470      2475      2531      2513      2517      2524      2532      2526      2522      2514      2500      2491 
dram[23]:      2523      2534      2518      2514      2473      2467      2511      2527      2522      2538      2541      2520      2518      2533      2518      2504 
dram[24]:      2529      2522      2520      2534      2464      2468      2515      2518      2525      2528      2529      2520      2522      2528      2519      2503 
dram[25]:      2519      2521      2509      2527      2469      2486      2519      2518      2503      2528      2541      2518      2524      2528      2523      2498 
dram[26]:      2506      2526      2527      2513      2481      2469      2530      2507      2546      2519      2531      2547      2539      2539      2519      2514 
dram[27]:      2519      2537      2544      2515      2494      2470      2517      2532      2531      2512      2530      2534      2520      2525      2512      2505 
dram[28]:      2524      2521      2525      2517      2462      2488      2524      2518      2509      2534      2527      2531      2522      2538      2516      2503 
dram[29]:      2520      2506      2515      2522      2463      2488      2522      2502      2533      2534      2532      2522      2522      2535      2516      2517 
dram[30]:      2519      2520      2520      2512      2473      2471      2512      2523      2522      2513      2519      2550      2529      2507      2507      2513 
dram[31]:      2520      2523      2540      2515      2476      2469      2530      2502      2546      2509      2529      2538      2540      2517      2526      2505 
total dram reads = 1288120
bank skew: 2550/2451 = 1.04
chip skew: 40318/40185 = 1.00
number of total write accesses:
dram[0]:       476       488       512       512       508       504       504       512       460       448       448       448       448       444       448       448 
dram[1]:       476       484       508       512       496       508       512       504       464       460       448       448       444       448       448       440 
dram[2]:       468       484       512       504       496       512       512       508       460       464       444       440       444       444       440       444 
dram[3]:       480       484       512       508       508       508       504       508       464       460       448       448       440       444       440       444 
dram[4]:       468       484       508       504       512       504       508       512       464       452       448       444       444       448       440       436 
dram[5]:       476       476       496       512       512       508       504       508       464       452       440       448       448       444       444       444 
dram[6]:       476       480       504       508       508       504       504       504       460       444       448       444       448       448       448       448 
dram[7]:       472       476       500       508       500       504       512       512       464       456       448       444       444       448       448       444 
dram[8]:       480       484       508       508       504       508       504       508       456       444       440       448       440       444       444       448 
dram[9]:       472       484       512       508       508       500       508       504       464       456       448       444       448       444       444       452 
dram[10]:       480       480       504       508       504       508       512       508       460       456       448       448       440       440       448       436 
dram[11]:       476       480       504       508       504       500       492       508       456       456       444       448       444       440       432       440 
dram[12]:       472       488       508       504       492       504       508       504       464       456       440       444       440       440       448       440 
dram[13]:       480       488       496       508       508       504       508       504       460       452       444       444       448       444       440       444 
dram[14]:       476       480       504       512       512       508       496       504       456       456       448       444       448       444       448       444 
dram[15]:       476       484       508       512       496       508       508       508       464       452       444       444       440       448       444       444 
dram[16]:       484       476       508       512       512       504       492       512       460       460       448       440       444       440       444       444 
dram[17]:       488       488       512       508       508       512       508       504       460       464       444       440       436       448       444       440 
dram[18]:       484       488       508       512       500       500       508       500       460       464       448       448       444       448       448       444 
dram[19]:       484       484       504       508       504       512       500       512       456       464       448       444       444       444       448       444 
dram[20]:       488       488       508       504       504       500       508       508       452       464       448       448       444       444       444       448 
dram[21]:       484       484       508       512       512       508       508       504       464       456       444       448       448       444       440       444 
dram[22]:       480       488       504       504       508       508       512       500       464       464       436       444       448       436       440       444 
dram[23]:       476       488       512       504       512       504       512       512       460       460       444       444       444       448       448       440 
dram[24]:       488       480       508       508       504       500       504       504       460       460       440       444       444       444       444       440 
dram[25]:       484       488       508       500       512       508       512       512       464       464       448       440       448       444       444       440 
dram[26]:       484       488       500       508       508       504       508       504       464       452       448       444       448       448       448       448 
dram[27]:       488       484       504       512       500       496       508       504       460       460       440       448       444       444       440       448 
dram[28]:       472       488       508       504       500       496       508       508       464       460       444       444       448       448       444       436 
dram[29]:       472       476       508       508       508       504       504       504       464       460       444       448       444       444       448       448 
dram[30]:       484       472       504       512       504       508       504       508       456       456       448       448       448       440       444       448 
dram[31]:       484       488       512       512       492       508       512       508       464       456       448       448       448       444       448       424 
total dram writes = 242744
bank skew: 512/424 = 1.21
chip skew: 7616/7532 = 1.01
average mf latency per bank:
dram[0]:       1437      1345      1267      1270      1311      1263      1297      1318      1282      1294      1316      1292      1292      1256      1290      1273
dram[1]:       1512      1461      1338      1330      1378      1349      1371      1405      1381      1356      1377      1392      1334      1338      1379      1348
dram[2]:       1407      1337      1265      1241      1279      1306      1273      1310      1284      1276      1305      1290      1260      1260      1284      1281
dram[3]:       1428      1336      1306      1296      1315      1337      1329      1349      1314      1322      1320      1313      1305      1297      1305      1322
dram[4]:       1427      1317      1310      1298      1314      1302      1312      1356      1330      1337      1284      1272      1293      1269      1289      1257
dram[5]:       1499      1434      1424      1374      1401      1423      1432      1455      1428      1426      1397      1364      1395      1367      1386      1344
dram[6]:       1463      1393      1376      1371      1356      1371      1374      1386      1400      1403      1350      1333      1334      1331      1350      1320
dram[7]:       1409      1320      1274      1277      1270      1274      1286      1300      1307      1286      1251      1244      1268      1238      1266      1224
dram[8]:       1400      1379      1339      1312      1349      1333      1346      1385      1360      1380      1307      1327      1339      1333      1315      1337
dram[9]:       1392      1350      1339      1314      1359      1343      1347      1327      1333      1351      1278      1320      1280      1334      1289      1302
dram[10]:       1491      1461      1428      1443      1429      1431      1426      1430      1427      1465      1395      1393      1411      1404      1390      1422
dram[11]:       1463      1360      1310      1317      1323      1345      1327      1354      1333      1355      1280      1326      1293      1311      1347      1319
dram[12]:       1360      1332      1254      1237      1286      1229      1262      1262      1252      1264      1273      1268      1273      1260      1266      1276
dram[13]:       1360      1356      1287      1244      1267      1240      1287      1272      1249      1268      1296      1297      1275      1290      1277      1290
dram[14]:       1406      1422      1346      1310      1374      1343      1389      1374      1348      1350      1368      1358      1370      1331      1341      1359
dram[15]:       1389      1347      1260      1267      1310      1304      1322      1303      1296      1307      1297      1300      1317      1283      1299      1296
dram[16]:       1334      1341      1205      1233      1218      1240      1275      1258      1249      1259      1254      1261      1254      1258      1266      1269
dram[17]:       1245      1271      1171      1178      1157      1186      1213      1201      1182      1211      1201      1195      1198      1196      1206      1203
dram[18]:       1267      1304      1160      1172      1182      1226      1208      1239      1194      1179      1211      1203      1204      1192      1185      1209
dram[19]:       1362      1360      1272      1252      1282      1282      1285      1286      1283      1278      1290      1276      1289      1282      1273      1291
dram[20]:       1220      1191      1170      1159      1172      1189      1215      1194      1197      1191      1142      1159      1153      1173      1143      1139
dram[21]:       1227      1218      1183      1194      1190      1215      1215      1219      1192      1217      1168      1172      1175      1180      1163      1166
dram[22]:       1321      1306      1287      1257      1245      1283      1258      1275      1298      1292      1251      1270      1242      1269      1249      1249
dram[23]:       1300      1289      1298      1256      1259      1292      1260      1280      1281      1293      1224      1238      1255      1229      1231      1221
dram[24]:       1378      1358      1327      1326      1336      1352      1366      1371      1352      1355      1346      1323      1323      1315      1307      1293
dram[25]:       1391      1369      1321      1329      1328      1331      1365      1369      1354      1356      1314      1303      1313      1299      1286      1292
dram[26]:       1387      1400      1333      1324      1312      1314      1353      1354      1341      1350      1319      1323      1314      1322      1313      1317
dram[27]:       1346      1374      1330      1318      1287      1310      1326      1317      1303      1320      1310      1288      1313      1283      1294      1295
dram[28]:       1436      1383      1270      1295      1269      1292      1325      1289      1308      1298      1319      1285      1293      1271      1317      1294
dram[29]:       1504      1496      1390      1407      1404      1394      1431      1435      1394      1411      1429      1395      1414      1384      1450      1401
dram[30]:       1389      1408      1292      1305      1294      1326      1350      1326      1318      1335      1328      1310      1333      1319      1330      1317
dram[31]:       1418      1401      1296      1304      1327      1324      1353      1350      1317      1332      1341      1318      1332      1303      1338      1322
maximum mf latency per bank:
dram[0]:       3875      4081      4232      4331      3835      4189      3772      4096      4055      4162      4250      3780      3942      4017      3999      4026
dram[1]:       3633      3952      3766      3546      3879      3692      3663      3903      3985      3701      3764      3752      3834      3820      4017      3667
dram[2]:       3503      3741      3744      3445      3941      3610      3488      3615      3578      3352      3727      3498      3920      3699      3886      3560
dram[3]:       3898      3920      4068      3712      3926      3764      3821      3881      3826      3750      3727      3562      3799      3867      3890      3797
dram[4]:       4765      4286      4352      4319      4201      4267      4134      4359      4090      4137      4107      4263      4327      4482      4157      4410
dram[5]:       3855      4046      4032      4487      4371      4498      4045      4081      3951      3967      3970      4057      4138      4405      4002      3964
dram[6]:       4079      4009      4559      4108      4443      4039      3989      4006      4028      3897      3992      4280      3869      4068      4062      4197
dram[7]:       4365      4639      4321      4424      4217      4667      4120      4362      4174      4290      4061      4260      4149      4473      4334      4219
dram[8]:       3640      3814      3737      4090      3580      3773      3700      3591      3965      3711      3712      3537      3904      3873      3679      3739
dram[9]:       3733      3840      3973      3990      3749      3795      3778      3614      3927      3633      3886      3718      3624      3650      3763      4112
dram[10]:       3951      3893      4187      4255      4141      3757      4010      3941      3788      3856      4002      3812      4292      4039      3825      3754
dram[11]:       3815      3673      3704      3888      3878      4000      3490      3807      3761      3754      3688      3734      3895      3703      3780      3607
dram[12]:       3623      3303      3336      3501      3494      3299      3245      3402      3401      3239      3482      3734      3663      3362      3439      3695
dram[13]:       3390      3755      3559      3534      3512      3761      3729      3582      3455      3747      3557      3512      3652      3601      3728      3533
dram[14]:       3781      3963      3743      3675      3498      3774      3667      3631      3674      3605      3829      3790      3779      4043      3746      3885
dram[15]:       3741      3721      3712      3785      3581      3588      3648      3558      3659      3538      3533      3711      3624      3612      3521      3823
dram[16]:       3915      3755      3572      3766      4046      3714      3529      3601      4153      3684      3654      3570      3681      3865      3556      3824
dram[17]:       3824      3800      3593      3738      3570      3375      3644      3570      3759      3395      3505      3452      3454      3494      3755      3960
dram[18]:       3640      3783      3672      3560      3702      3400      3358      3531      3363      3447      3826      3382      3609      3400      3455      3880
dram[19]:       3658      3563      3500      3593      3684      3503      3814      3725      3702      3507      3663      3600      3636      3964      3476      3927
dram[20]:       3405      3328      3288      3234      3229      3493      3168      3428      3489      3168      3060      3373      3406      3517      3188      3463
dram[21]:       3582      3871      3828      3599      3708      3721      3763      3509      3746      3885      3791      3465      3729      3679      3962      3860
dram[22]:       3771      3688      3781      3937      3915      4008      3820      3858      3869      3865      3946      3963      3990      4175      4099      3786
dram[23]:       4424      4963      4617      4362      4321      4370      4563      4407      4463      4670      4349      4324      4583      4393      4493      4554
dram[24]:       3814      4050      3791      4236      3935      3814      3711      3821      3828      3980      3839      3689      3813      3782      3798      3990
dram[25]:       4248      4516      3971      4426      4268      4133      4413      4193      4263      4264      4070      4422      4176      4195      4096      4136
dram[26]:       4040      3973      4132      4139      4184      4076      4054      4007      4271      4159      4078      4380      4114      4277      4212      4489
dram[27]:       3917      4042      3806      3986      3907      4022      3780      3737      3979      3804      3978      3983      4001      3870      4018      4105
dram[28]:       4246      4189      3858      3999      4009      4046      3807      3901      4429      3878      4125      4050      4071      3859      3881      4180
dram[29]:       3912      4141      3862      4410      4207      4309      4160      4141      3968      4374      4273      4073      4131      3994      3992      4189
dram[30]:       4566      4175      3837      4161      3993      4108      3876      4013      3735      3776      3903      3908      4064      3919      4025      4192
dram[31]:       4194      4025      3794      3855      3953      3815      3957      3682      3772      3799      3812      3782      3893      3641      4422      3764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110805 n_act=11768 n_pre=11752 n_ref_event=0 n_req=42220 n_rd=40318 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2861
n_activity=93750 dram_eff=0.5112
bk0: 2533a 129374i bk1: 2525a 129966i bk2: 2543a 128819i bk3: 2510a 128906i bk4: 2474a 130201i bk5: 2469a 129873i bk6: 2541a 129282i bk7: 2511a 131285i bk8: 2534a 130534i bk9: 2526a 130105i bk10: 2530a 131158i bk11: 2542a 130419i bk12: 2527a 128853i bk13: 2516a 131230i bk14: 2515a 131192i bk15: 2522a 131720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721270
Row_Buffer_Locality_read = 0.739918
Row_Buffer_Locality_write = 0.325973
Bank_Level_Parallism = 7.279115
Bank_Level_Parallism_Col = 4.903267
Bank_Level_Parallism_Ready = 2.223803
write_to_read_ratio_blp_rw_average = 0.269681
GrpLevelPara = 2.724141 

BW Util details:
bwutil = 0.286100 
total_CMD = 167515 
util_bw = 47926 
Wasted_Col = 32840 
Wasted_Row = 7094 
Idle = 79655 

BW Util Bottlenecks: 
RCDc_limit = 43838 
RCDWRc_limit = 5165 
WTRc_limit = 11667 
RTWc_limit = 43514 
CCDLc_limit = 20618 
rwq = 0 
CCDLc_limit_alone = 15407 
WTRc_limit_alone = 10414 
RTWc_limit_alone = 39556 

Commands details: 
total_CMD = 167515 
n_nop = 110805 
Read = 40318 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11768 
n_pre = 11752 
n_ref = 0 
n_req = 42220 
total_req = 47926 

Dual Bus Interface Util: 
issued_total_row = 23520 
issued_total_col = 47926 
Row_Bus_Util =  0.140405 
CoL_Bus_Util = 0.286100 
Either_Row_CoL_Bus_Util = 0.338537 
Issued_on_Two_Bus_Simul_Util = 0.087968 
issued_two_Eff = 0.259848 
queue_avg = 17.809175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110877 n_act=11799 n_pre=11783 n_ref_event=0 n_req=42144 n_rd=40244 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2856
n_activity=93623 dram_eff=0.511
bk0: 2526a 129212i bk1: 2512a 128561i bk2: 2519a 130076i bk3: 2517a 129124i bk4: 2463a 130057i bk5: 2465a 129239i bk6: 2532a 130114i bk7: 2505a 128097i bk8: 2544a 129370i bk9: 2514a 129631i bk10: 2539a 129456i bk11: 2527a 129993i bk12: 2536a 131804i bk13: 2524a 130816i bk14: 2499a 131414i bk15: 2522a 130908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720031
Row_Buffer_Locality_read = 0.738545
Row_Buffer_Locality_write = 0.327895
Bank_Level_Parallism = 7.350479
Bank_Level_Parallism_Col = 4.927279
Bank_Level_Parallism_Ready = 2.208595
write_to_read_ratio_blp_rw_average = 0.274672
GrpLevelPara = 2.727889 

BW Util details:
bwutil = 0.285610 
total_CMD = 167515 
util_bw = 47844 
Wasted_Col = 32864 
Wasted_Row = 6975 
Idle = 79832 

BW Util Bottlenecks: 
RCDc_limit = 43961 
RCDWRc_limit = 5084 
WTRc_limit = 12011 
RTWc_limit = 43045 
CCDLc_limit = 20998 
rwq = 0 
CCDLc_limit_alone = 16095 
WTRc_limit_alone = 10869 
RTWc_limit_alone = 39284 

Commands details: 
total_CMD = 167515 
n_nop = 110877 
Read = 40244 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11799 
n_pre = 11783 
n_ref = 0 
n_req = 42144 
total_req = 47844 

Dual Bus Interface Util: 
issued_total_row = 23582 
issued_total_col = 47844 
Row_Bus_Util =  0.140775 
CoL_Bus_Util = 0.285610 
Either_Row_CoL_Bus_Util = 0.338107 
Issued_on_Two_Bus_Simul_Util = 0.088279 
issued_two_Eff = 0.261097 
queue_avg = 18.067617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111127 n_act=11749 n_pre=11733 n_ref_event=0 n_req=42107 n_rd=40213 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2853
n_activity=93501 dram_eff=0.5111
bk0: 2514a 129144i bk1: 2523a 129618i bk2: 2523a 129033i bk3: 2519a 128883i bk4: 2464a 129541i bk5: 2479a 129312i bk6: 2510a 130995i bk7: 2521a 129552i bk8: 2521a 129472i bk9: 2534a 129847i bk10: 2524a 129899i bk11: 2524a 130966i bk12: 2533a 130274i bk13: 2523a 129647i bk14: 2505a 131208i bk15: 2496a 131174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720973
Row_Buffer_Locality_read = 0.739064
Row_Buffer_Locality_write = 0.336853
Bank_Level_Parallism = 7.355995
Bank_Level_Parallism_Col = 4.970654
Bank_Level_Parallism_Ready = 2.180565
write_to_read_ratio_blp_rw_average = 0.273519
GrpLevelPara = 2.748443 

BW Util details:
bwutil = 0.285282 
total_CMD = 167515 
util_bw = 47789 
Wasted_Col = 32318 
Wasted_Row = 7411 
Idle = 79997 

BW Util Bottlenecks: 
RCDc_limit = 43176 
RCDWRc_limit = 5218 
WTRc_limit = 11091 
RTWc_limit = 46909 
CCDLc_limit = 20768 
rwq = 0 
CCDLc_limit_alone = 15419 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 42642 

Commands details: 
total_CMD = 167515 
n_nop = 111127 
Read = 40213 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11749 
n_pre = 11733 
n_ref = 0 
n_req = 42107 
total_req = 47789 

Dual Bus Interface Util: 
issued_total_row = 23482 
issued_total_col = 47789 
Row_Bus_Util =  0.140178 
CoL_Bus_Util = 0.285282 
Either_Row_CoL_Bus_Util = 0.336615 
Issued_on_Two_Bus_Simul_Util = 0.088846 
issued_two_Eff = 0.263939 
queue_avg = 17.969210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110826 n_act=11937 n_pre=11921 n_ref_event=0 n_req=42136 n_rd=40236 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2856
n_activity=93732 dram_eff=0.5103
bk0: 2526a 128324i bk1: 2534a 129997i bk2: 2532a 129984i bk3: 2519a 129155i bk4: 2477a 129066i bk5: 2460a 129039i bk6: 2514a 128008i bk7: 2517a 129535i bk8: 2503a 130449i bk9: 2516a 131287i bk10: 2516a 130873i bk11: 2540a 130021i bk12: 2520a 130488i bk13: 2525a 129085i bk14: 2531a 131181i bk15: 2506a 131362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716703
Row_Buffer_Locality_read = 0.735784
Row_Buffer_Locality_write = 0.312632
Bank_Level_Parallism = 7.346152
Bank_Level_Parallism_Col = 4.900532
Bank_Level_Parallism_Ready = 2.202065
write_to_read_ratio_blp_rw_average = 0.265011
GrpLevelPara = 2.720077 

BW Util details:
bwutil = 0.285562 
total_CMD = 167515 
util_bw = 47836 
Wasted_Col = 32699 
Wasted_Row = 7201 
Idle = 79779 

BW Util Bottlenecks: 
RCDc_limit = 44331 
RCDWRc_limit = 5397 
WTRc_limit = 10807 
RTWc_limit = 43090 
CCDLc_limit = 20436 
rwq = 0 
CCDLc_limit_alone = 15563 
WTRc_limit_alone = 9781 
RTWc_limit_alone = 39243 

Commands details: 
total_CMD = 167515 
n_nop = 110826 
Read = 40236 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11937 
n_pre = 11921 
n_ref = 0 
n_req = 42136 
total_req = 47836 

Dual Bus Interface Util: 
issued_total_row = 23858 
issued_total_col = 47836 
Row_Bus_Util =  0.142423 
CoL_Bus_Util = 0.285562 
Either_Row_CoL_Bus_Util = 0.338411 
Issued_on_Two_Bus_Simul_Util = 0.089574 
issued_two_Eff = 0.264690 
queue_avg = 17.916151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110978 n_act=11839 n_pre=11823 n_ref_event=0 n_req=42119 n_rd=40225 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2854
n_activity=93480 dram_eff=0.5114
bk0: 2517a 129236i bk1: 2512a 129856i bk2: 2523a 128523i bk3: 2525a 128741i bk4: 2465a 129470i bk5: 2472a 129929i bk6: 2511a 130065i bk7: 2518a 128139i bk8: 2547a 130156i bk9: 2505a 130863i bk10: 2538a 130182i bk11: 2518a 131079i bk12: 2527a 132277i bk13: 2540a 130670i bk14: 2502a 130780i bk15: 2505a 131621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718915
Row_Buffer_Locality_read = 0.737477
Row_Buffer_Locality_write = 0.324710
Bank_Level_Parallism = 7.329642
Bank_Level_Parallism_Col = 4.919360
Bank_Level_Parallism_Ready = 2.182528
write_to_read_ratio_blp_rw_average = 0.269985
GrpLevelPara = 2.744178 

BW Util details:
bwutil = 0.285354 
total_CMD = 167515 
util_bw = 47801 
Wasted_Col = 32229 
Wasted_Row = 7392 
Idle = 80093 

BW Util Bottlenecks: 
RCDc_limit = 43725 
RCDWRc_limit = 5191 
WTRc_limit = 10685 
RTWc_limit = 43302 
CCDLc_limit = 20404 
rwq = 0 
CCDLc_limit_alone = 15433 
WTRc_limit_alone = 9599 
RTWc_limit_alone = 39417 

Commands details: 
total_CMD = 167515 
n_nop = 110978 
Read = 40225 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11839 
n_pre = 11823 
n_ref = 0 
n_req = 42119 
total_req = 47801 

Dual Bus Interface Util: 
issued_total_row = 23662 
issued_total_col = 47801 
Row_Bus_Util =  0.141253 
CoL_Bus_Util = 0.285354 
Either_Row_CoL_Bus_Util = 0.337504 
Issued_on_Two_Bus_Simul_Util = 0.089102 
issued_two_Eff = 0.264004 
queue_avg = 17.752075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7521
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110857 n_act=11817 n_pre=11801 n_ref_event=0 n_req=42199 n_rd=40305 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2858
n_activity=93712 dram_eff=0.5109
bk0: 2534a 130076i bk1: 2515a 129949i bk2: 2526a 129380i bk3: 2525a 130498i bk4: 2476a 130261i bk5: 2478a 128313i bk6: 2512a 130697i bk7: 2536a 128825i bk8: 2529a 131034i bk9: 2520a 130342i bk10: 2539a 131769i bk11: 2531a 130750i bk12: 2536a 129347i bk13: 2520a 128641i bk14: 2502a 130898i bk15: 2526a 131306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719970
Row_Buffer_Locality_read = 0.738717
Row_Buffer_Locality_write = 0.321014
Bank_Level_Parallism = 7.300132
Bank_Level_Parallism_Col = 4.897171
Bank_Level_Parallism_Ready = 2.150435
write_to_read_ratio_blp_rw_average = 0.270372
GrpLevelPara = 2.728861 

BW Util details:
bwutil = 0.285831 
total_CMD = 167515 
util_bw = 47881 
Wasted_Col = 32591 
Wasted_Row = 7246 
Idle = 79797 

BW Util Bottlenecks: 
RCDc_limit = 43954 
RCDWRc_limit = 5232 
WTRc_limit = 11530 
RTWc_limit = 43873 
CCDLc_limit = 20327 
rwq = 0 
CCDLc_limit_alone = 15293 
WTRc_limit_alone = 10406 
RTWc_limit_alone = 39963 

Commands details: 
total_CMD = 167515 
n_nop = 110857 
Read = 40305 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11817 
n_pre = 11801 
n_ref = 0 
n_req = 42199 
total_req = 47881 

Dual Bus Interface Util: 
issued_total_row = 23618 
issued_total_col = 47881 
Row_Bus_Util =  0.140990 
CoL_Bus_Util = 0.285831 
Either_Row_CoL_Bus_Util = 0.338226 
Issued_on_Two_Bus_Simul_Util = 0.088595 
issued_two_Eff = 0.261940 
queue_avg = 18.021269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110891 n_act=11863 n_pre=11847 n_ref_event=0 n_req=42174 n_rd=40280 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2857
n_activity=92863 dram_eff=0.5153
bk0: 2522a 129304i bk1: 2518a 130367i bk2: 2519a 129245i bk3: 2524a 129568i bk4: 2472a 129220i bk5: 2474a 128175i bk6: 2510a 129432i bk7: 2513a 129296i bk8: 2520a 129487i bk9: 2537a 129811i bk10: 2540a 130525i bk11: 2528a 131079i bk12: 2528a 130740i bk13: 2536a 130821i bk14: 2524a 131606i bk15: 2515a 130514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718713
Row_Buffer_Locality_read = 0.737041
Row_Buffer_Locality_write = 0.328933
Bank_Level_Parallism = 7.359542
Bank_Level_Parallism_Col = 4.894658
Bank_Level_Parallism_Ready = 2.172371
write_to_read_ratio_blp_rw_average = 0.266699
GrpLevelPara = 2.722806 

BW Util details:
bwutil = 0.285682 
total_CMD = 167515 
util_bw = 47856 
Wasted_Col = 32680 
Wasted_Row = 6864 
Idle = 80115 

BW Util Bottlenecks: 
RCDc_limit = 44164 
RCDWRc_limit = 4981 
WTRc_limit = 11129 
RTWc_limit = 43008 
CCDLc_limit = 20584 
rwq = 0 
CCDLc_limit_alone = 15698 
WTRc_limit_alone = 10050 
RTWc_limit_alone = 39201 

Commands details: 
total_CMD = 167515 
n_nop = 110891 
Read = 40280 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11863 
n_pre = 11847 
n_ref = 0 
n_req = 42174 
total_req = 47856 

Dual Bus Interface Util: 
issued_total_row = 23710 
issued_total_col = 47856 
Row_Bus_Util =  0.141540 
CoL_Bus_Util = 0.285682 
Either_Row_CoL_Bus_Util = 0.338023 
Issued_on_Two_Bus_Simul_Util = 0.089198 
issued_two_Eff = 0.263881 
queue_avg = 17.898857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8989
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110885 n_act=11787 n_pre=11771 n_ref_event=0 n_req=42186 n_rd=40291 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2858
n_activity=93638 dram_eff=0.5112
bk0: 2512a 129039i bk1: 2530a 129563i bk2: 2521a 130221i bk3: 2536a 128731i bk4: 2460a 131205i bk5: 2483a 129859i bk6: 2520a 129902i bk7: 2516a 130098i bk8: 2526a 131631i bk9: 2540a 130848i bk10: 2543a 130537i bk11: 2520a 131472i bk12: 2507a 132041i bk13: 2539a 131382i bk14: 2520a 130061i bk15: 2518a 130271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720595
Row_Buffer_Locality_read = 0.738875
Row_Buffer_Locality_write = 0.331926
Bank_Level_Parallism = 7.252824
Bank_Level_Parallism_Col = 4.864691
Bank_Level_Parallism_Ready = 2.172296
write_to_read_ratio_blp_rw_average = 0.261286
GrpLevelPara = 2.711463 

BW Util details:
bwutil = 0.285771 
total_CMD = 167515 
util_bw = 47871 
Wasted_Col = 32352 
Wasted_Row = 7407 
Idle = 79885 

BW Util Bottlenecks: 
RCDc_limit = 43586 
RCDWRc_limit = 5144 
WTRc_limit = 11953 
RTWc_limit = 41296 
CCDLc_limit = 20220 
rwq = 0 
CCDLc_limit_alone = 15503 
WTRc_limit_alone = 10994 
RTWc_limit_alone = 37538 

Commands details: 
total_CMD = 167515 
n_nop = 110885 
Read = 40291 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11787 
n_pre = 11771 
n_ref = 0 
n_req = 42186 
total_req = 47871 

Dual Bus Interface Util: 
issued_total_row = 23558 
issued_total_col = 47871 
Row_Bus_Util =  0.140632 
CoL_Bus_Util = 0.285771 
Either_Row_CoL_Bus_Util = 0.338059 
Issued_on_Two_Bus_Simul_Util = 0.088344 
issued_two_Eff = 0.261328 
queue_avg = 17.589123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110899 n_act=11841 n_pre=11825 n_ref_event=0 n_req=42186 n_rd=40294 n_rd_L2_A=0 n_write=0 n_wr_bk=7568 bw_util=0.2857
n_activity=92987 dram_eff=0.5147
bk0: 2523a 130585i bk1: 2522a 129885i bk2: 2514a 129730i bk3: 2528a 130326i bk4: 2464a 130067i bk5: 2480a 129006i bk6: 2525a 129773i bk7: 2535a 128403i bk8: 2518a 131231i bk9: 2520a 131547i bk10: 2542a 130654i bk11: 2527a 129795i bk12: 2519a 128799i bk13: 2545a 130839i bk14: 2527a 131499i bk15: 2505a 130890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719314
Row_Buffer_Locality_read = 0.738348
Row_Buffer_Locality_write = 0.313953
Bank_Level_Parallism = 7.325478
Bank_Level_Parallism_Col = 4.872103
Bank_Level_Parallism_Ready = 2.161945
write_to_read_ratio_blp_rw_average = 0.263764
GrpLevelPara = 2.713410 

BW Util details:
bwutil = 0.285718 
total_CMD = 167515 
util_bw = 47862 
Wasted_Col = 32518 
Wasted_Row = 6904 
Idle = 80231 

BW Util Bottlenecks: 
RCDc_limit = 43951 
RCDWRc_limit = 5226 
WTRc_limit = 12401 
RTWc_limit = 41952 
CCDLc_limit = 20599 
rwq = 0 
CCDLc_limit_alone = 15791 
WTRc_limit_alone = 11268 
RTWc_limit_alone = 38277 

Commands details: 
total_CMD = 167515 
n_nop = 110899 
Read = 40294 
Write = 0 
L2_Alloc = 0 
L2_WB = 7568 
n_act = 11841 
n_pre = 11825 
n_ref = 0 
n_req = 42186 
total_req = 47862 

Dual Bus Interface Util: 
issued_total_row = 23666 
issued_total_col = 47862 
Row_Bus_Util =  0.141277 
CoL_Bus_Util = 0.285718 
Either_Row_CoL_Bus_Util = 0.337976 
Issued_on_Two_Bus_Simul_Util = 0.089019 
issued_two_Eff = 0.263388 
queue_avg = 17.823818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111008 n_act=11739 n_pre=11723 n_ref_event=0 n_req=42171 n_rd=40272 n_rd_L2_A=0 n_write=0 n_wr_bk=7596 bw_util=0.2858
n_activity=92947 dram_eff=0.515
bk0: 2514a 129982i bk1: 2537a 130158i bk2: 2517a 128037i bk3: 2534a 127636i bk4: 2473a 129872i bk5: 2464a 129744i bk6: 2509a 131072i bk7: 2526a 129624i bk8: 2540a 130788i bk9: 2536a 130449i bk10: 2530a 130368i bk11: 2529a 130192i bk12: 2524a 131702i bk13: 2523a 131728i bk14: 2513a 131662i bk15: 2503a 131069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721633
Row_Buffer_Locality_read = 0.740862
Row_Buffer_Locality_write = 0.313849
Bank_Level_Parallism = 7.310969
Bank_Level_Parallism_Col = 4.905725
Bank_Level_Parallism_Ready = 2.156827
write_to_read_ratio_blp_rw_average = 0.275223
GrpLevelPara = 2.729880 

BW Util details:
bwutil = 0.285754 
total_CMD = 167515 
util_bw = 47868 
Wasted_Col = 32685 
Wasted_Row = 6758 
Idle = 80204 

BW Util Bottlenecks: 
RCDc_limit = 43250 
RCDWRc_limit = 5237 
WTRc_limit = 11055 
RTWc_limit = 44354 
CCDLc_limit = 20270 
rwq = 0 
CCDLc_limit_alone = 15433 
WTRc_limit_alone = 10051 
RTWc_limit_alone = 40521 

Commands details: 
total_CMD = 167515 
n_nop = 111008 
Read = 40272 
Write = 0 
L2_Alloc = 0 
L2_WB = 7596 
n_act = 11739 
n_pre = 11723 
n_ref = 0 
n_req = 42171 
total_req = 47868 

Dual Bus Interface Util: 
issued_total_row = 23462 
issued_total_col = 47868 
Row_Bus_Util =  0.140059 
CoL_Bus_Util = 0.285754 
Either_Row_CoL_Bus_Util = 0.337325 
Issued_on_Two_Bus_Simul_Util = 0.088488 
issued_two_Eff = 0.262321 
queue_avg = 17.938286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111005 n_act=11794 n_pre=11778 n_ref_event=0 n_req=42144 n_rd=40249 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2855
n_activity=94086 dram_eff=0.5084
bk0: 2530a 130201i bk1: 2517a 130763i bk2: 2525a 128657i bk3: 2521a 127211i bk4: 2473a 129353i bk5: 2461a 128896i bk6: 2521a 129882i bk7: 2516a 129861i bk8: 2535a 130047i bk9: 2533a 129519i bk10: 2527a 130278i bk11: 2535a 131557i bk12: 2518a 130615i bk13: 2522a 131959i bk14: 2513a 131084i bk15: 2502a 129851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720150
Row_Buffer_Locality_read = 0.739571
Row_Buffer_Locality_write = 0.307652
Bank_Level_Parallism = 7.297534
Bank_Level_Parallism_Col = 4.917925
Bank_Level_Parallism_Ready = 2.165757
write_to_read_ratio_blp_rw_average = 0.273442
GrpLevelPara = 2.731612 

BW Util details:
bwutil = 0.285521 
total_CMD = 167515 
util_bw = 47829 
Wasted_Col = 32856 
Wasted_Row = 7379 
Idle = 79451 

BW Util Bottlenecks: 
RCDc_limit = 43808 
RCDWRc_limit = 5476 
WTRc_limit = 11204 
RTWc_limit = 45803 
CCDLc_limit = 20725 
rwq = 0 
CCDLc_limit_alone = 15628 
WTRc_limit_alone = 10104 
RTWc_limit_alone = 41806 

Commands details: 
total_CMD = 167515 
n_nop = 111005 
Read = 40249 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11794 
n_pre = 11778 
n_ref = 0 
n_req = 42144 
total_req = 47829 

Dual Bus Interface Util: 
issued_total_row = 23572 
issued_total_col = 47829 
Row_Bus_Util =  0.140716 
CoL_Bus_Util = 0.285521 
Either_Row_CoL_Bus_Util = 0.337343 
Issued_on_Two_Bus_Simul_Util = 0.088894 
issued_two_Eff = 0.263511 
queue_avg = 18.087442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0874
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111106 n_act=11698 n_pre=11682 n_ref_event=0 n_req=42068 n_rd=40185 n_rd_L2_A=0 n_write=0 n_wr_bk=7532 bw_util=0.2849
n_activity=93610 dram_eff=0.5097
bk0: 2510a 130959i bk1: 2512a 129940i bk2: 2520a 129990i bk3: 2525a 129313i bk4: 2459a 130588i bk5: 2455a 127911i bk6: 2531a 130702i bk7: 2509a 127841i bk8: 2528a 130391i bk9: 2509a 132480i bk10: 2538a 130827i bk11: 2520a 130700i bk12: 2526a 132052i bk13: 2529a 131129i bk14: 2497a 130846i bk15: 2517a 130722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721926
Row_Buffer_Locality_read = 0.740251
Row_Buffer_Locality_write = 0.330855
Bank_Level_Parallism = 7.237679
Bank_Level_Parallism_Col = 4.865965
Bank_Level_Parallism_Ready = 2.181403
write_to_read_ratio_blp_rw_average = 0.269322
GrpLevelPara = 2.693381 

BW Util details:
bwutil = 0.284852 
total_CMD = 167515 
util_bw = 47717 
Wasted_Col = 32906 
Wasted_Row = 7239 
Idle = 79653 

BW Util Bottlenecks: 
RCDc_limit = 43333 
RCDWRc_limit = 5302 
WTRc_limit = 10542 
RTWc_limit = 43419 
CCDLc_limit = 20601 
rwq = 0 
CCDLc_limit_alone = 15642 
WTRc_limit_alone = 9451 
RTWc_limit_alone = 39551 

Commands details: 
total_CMD = 167515 
n_nop = 111106 
Read = 40185 
Write = 0 
L2_Alloc = 0 
L2_WB = 7532 
n_act = 11698 
n_pre = 11682 
n_ref = 0 
n_req = 42068 
total_req = 47717 

Dual Bus Interface Util: 
issued_total_row = 23380 
issued_total_col = 47717 
Row_Bus_Util =  0.139570 
CoL_Bus_Util = 0.284852 
Either_Row_CoL_Bus_Util = 0.336740 
Issued_on_Two_Bus_Simul_Util = 0.087682 
issued_two_Eff = 0.260384 
queue_avg = 17.489717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4897
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 223156 - GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa2283b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffa2283b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffa2283ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ad21d2a659 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z17vec_max_index_kerILi10ELi128EEvPfS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4fa0 (test.1.sm_70.ptx:3092) @%p1 bra $L__BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f0 (test.1.sm_70.ptx:3137) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17vec_max_index_kerILi10ELi128EEvPfS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i' to stream 0, gridDim= (79,1,1) blockDim = (128,1,1) 
  mf: uid=18333293, sid4294967295:w4294967295, part=12, addr=0xc06da100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (223056), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110897 n_act=11815 n_pre=11799 n_ref_event=0 n_req=42112 n_rd=40224 n_rd_L2_A=0 n_write=0 n_wr_bk=7552 bw_util=0.2852
n_activity=93316 dram_eff=0.512
bk0: 2532a 130145i bk1: 2527a 129981i bk2: 2515a 129718i bk3: 2523a 128987i bk4: 2459a 130557i bk5: 2468a 129927i bk6: 2517a 131548i bk7: 2499a 129783i bk8: 2514a 131437i bk9: 2544a 129793i bk10: 2526a 130104i bk11: 2531a 130874i bk12: 2531a 130738i bk13: 2514a 130936i bk14: 2517a 129863i bk15: 2507a 132548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719439
Row_Buffer_Locality_read = 0.737918
Row_Buffer_Locality_write = 0.325742
Bank_Level_Parallism = 7.274833
Bank_Level_Parallism_Col = 4.837666
Bank_Level_Parallism_Ready = 2.170211
write_to_read_ratio_blp_rw_average = 0.261285
GrpLevelPara = 2.700961 

BW Util details:
bwutil = 0.285204 
total_CMD = 167515 
util_bw = 47776 
Wasted_Col = 32731 
Wasted_Row = 6837 
Idle = 80171 

BW Util Bottlenecks: 
RCDc_limit = 43731 
RCDWRc_limit = 5163 
WTRc_limit = 11808 
RTWc_limit = 41165 
CCDLc_limit = 20267 
rwq = 0 
CCDLc_limit_alone = 15434 
WTRc_limit_alone = 10638 
RTWc_limit_alone = 37502 

Commands details: 
total_CMD = 167515 
n_nop = 110897 
Read = 40224 
Write = 0 
L2_Alloc = 0 
L2_WB = 7552 
n_act = 11815 
n_pre = 11799 
n_ref = 0 
n_req = 42112 
total_req = 47776 

Dual Bus Interface Util: 
issued_total_row = 23614 
issued_total_col = 47776 
Row_Bus_Util =  0.140966 
CoL_Bus_Util = 0.285204 
Either_Row_CoL_Bus_Util = 0.337988 
Issued_on_Two_Bus_Simul_Util = 0.088183 
issued_two_Eff = 0.260906 
queue_avg = 17.212608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2126
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111172 n_act=11721 n_pre=11705 n_ref_event=0 n_req=42120 n_rd=40227 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2853
n_activity=93720 dram_eff=0.51
bk0: 2518a 131850i bk1: 2527a 128877i bk2: 2526a 128937i bk3: 2513a 129641i bk4: 2475a 131190i bk5: 2463a 130029i bk6: 2519a 129894i bk7: 2513a 128939i bk8: 2520a 131747i bk9: 2522a 130849i bk10: 2527a 130735i bk11: 2530a 130191i bk12: 2527a 131856i bk13: 2528a 131050i bk14: 2512a 130438i bk15: 2507a 130730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721724
Row_Buffer_Locality_read = 0.739926
Row_Buffer_Locality_write = 0.334918
Bank_Level_Parallism = 7.218483
Bank_Level_Parallism_Col = 4.849110
Bank_Level_Parallism_Ready = 2.195255
write_to_read_ratio_blp_rw_average = 0.267436
GrpLevelPara = 2.705506 

BW Util details:
bwutil = 0.285342 
total_CMD = 167515 
util_bw = 47799 
Wasted_Col = 33001 
Wasted_Row = 7225 
Idle = 79490 

BW Util Bottlenecks: 
RCDc_limit = 43343 
RCDWRc_limit = 5108 
WTRc_limit = 11826 
RTWc_limit = 43291 
CCDLc_limit = 20445 
rwq = 0 
CCDLc_limit_alone = 15292 
WTRc_limit_alone = 10747 
RTWc_limit_alone = 39217 

Commands details: 
total_CMD = 167515 
n_nop = 111172 
Read = 40227 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11721 
n_pre = 11705 
n_ref = 0 
n_req = 42120 
total_req = 47799 

Dual Bus Interface Util: 
issued_total_row = 23426 
issued_total_col = 47799 
Row_Bus_Util =  0.139844 
CoL_Bus_Util = 0.285342 
Either_Row_CoL_Bus_Util = 0.336346 
Issued_on_Two_Bus_Simul_Util = 0.088840 
issued_two_Eff = 0.264132 
queue_avg = 17.641399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6414
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111051 n_act=11780 n_pre=11764 n_ref_event=0 n_req=42158 n_rd=40263 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2856
n_activity=93587 dram_eff=0.5112
bk0: 2515a 131302i bk1: 2521a 129867i bk2: 2539a 129820i bk3: 2525a 129985i bk4: 2463a 130843i bk5: 2463a 128560i bk6: 2521a 128615i bk7: 2506a 130224i bk8: 2534a 129505i bk9: 2517a 132383i bk10: 2532a 130138i bk11: 2536a 130621i bk12: 2527a 130154i bk13: 2532a 131329i bk14: 2508a 131568i bk15: 2524a 131089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720575
Row_Buffer_Locality_read = 0.737749
Row_Buffer_Locality_write = 0.355673
Bank_Level_Parallism = 7.262876
Bank_Level_Parallism_Col = 4.862229
Bank_Level_Parallism_Ready = 2.132433
write_to_read_ratio_blp_rw_average = 0.272481
GrpLevelPara = 2.723167 

BW Util details:
bwutil = 0.285604 
total_CMD = 167515 
util_bw = 47843 
Wasted_Col = 32687 
Wasted_Row = 7093 
Idle = 79892 

BW Util Bottlenecks: 
RCDc_limit = 44180 
RCDWRc_limit = 4670 
WTRc_limit = 11599 
RTWc_limit = 41983 
CCDLc_limit = 20608 
rwq = 0 
CCDLc_limit_alone = 15971 
WTRc_limit_alone = 10538 
RTWc_limit_alone = 38407 

Commands details: 
total_CMD = 167515 
n_nop = 111051 
Read = 40263 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11780 
n_pre = 11764 
n_ref = 0 
n_req = 42158 
total_req = 47843 

Dual Bus Interface Util: 
issued_total_row = 23544 
issued_total_col = 47843 
Row_Bus_Util =  0.140549 
CoL_Bus_Util = 0.285604 
Either_Row_CoL_Bus_Util = 0.337068 
Issued_on_Two_Bus_Simul_Util = 0.089085 
issued_two_Eff = 0.264292 
queue_avg = 18.140537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1405
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111016 n_act=11791 n_pre=11775 n_ref_event=0 n_req=42140 n_rd=40245 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2855
n_activity=92890 dram_eff=0.5149
bk0: 2528a 129701i bk1: 2522a 129684i bk2: 2529a 129903i bk3: 2514a 128847i bk4: 2481a 129677i bk5: 2456a 130045i bk6: 2517a 129881i bk7: 2520a 128307i bk8: 2523a 130130i bk9: 2519a 132183i bk10: 2531a 130469i bk11: 2540a 128978i bk12: 2518a 129966i bk13: 2527a 130303i bk14: 2500a 131347i bk15: 2520a 130476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720195
Row_Buffer_Locality_read = 0.738477
Row_Buffer_Locality_write = 0.331926
Bank_Level_Parallism = 7.365222
Bank_Level_Parallism_Col = 4.960233
Bank_Level_Parallism_Ready = 2.185656
write_to_read_ratio_blp_rw_average = 0.270428
GrpLevelPara = 2.741499 

BW Util details:
bwutil = 0.285497 
total_CMD = 167515 
util_bw = 47825 
Wasted_Col = 32267 
Wasted_Row = 7140 
Idle = 80283 

BW Util Bottlenecks: 
RCDc_limit = 43394 
RCDWRc_limit = 5154 
WTRc_limit = 11107 
RTWc_limit = 45125 
CCDLc_limit = 20605 
rwq = 0 
CCDLc_limit_alone = 15650 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 41122 

Commands details: 
total_CMD = 167515 
n_nop = 111016 
Read = 40245 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11791 
n_pre = 11775 
n_ref = 0 
n_req = 42140 
total_req = 47825 

Dual Bus Interface Util: 
issued_total_row = 23566 
issued_total_col = 47825 
Row_Bus_Util =  0.140680 
CoL_Bus_Util = 0.285497 
Either_Row_CoL_Bus_Util = 0.337277 
Issued_on_Two_Bus_Simul_Util = 0.088900 
issued_two_Eff = 0.263580 
queue_avg = 17.936077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9361
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111134 n_act=11779 n_pre=11763 n_ref_event=0 n_req=42116 n_rd=40221 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2854
n_activity=93057 dram_eff=0.5137
bk0: 2515a 129698i bk1: 2519a 131108i bk2: 2525a 130952i bk3: 2517a 129675i bk4: 2471a 129107i bk5: 2469a 130180i bk6: 2513a 129879i bk7: 2522a 128169i bk8: 2524a 129487i bk9: 2530a 130486i bk10: 2524a 131186i bk11: 2535a 130877i bk12: 2526a 130859i bk13: 2525a 131442i bk14: 2494a 130383i bk15: 2512a 130984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720320
Row_Buffer_Locality_read = 0.737948
Row_Buffer_Locality_write = 0.346174
Bank_Level_Parallism = 7.306051
Bank_Level_Parallism_Col = 4.898712
Bank_Level_Parallism_Ready = 2.182465
write_to_read_ratio_blp_rw_average = 0.264617
GrpLevelPara = 2.718378 

BW Util details:
bwutil = 0.285354 
total_CMD = 167515 
util_bw = 47801 
Wasted_Col = 32415 
Wasted_Row = 7093 
Idle = 80206 

BW Util Bottlenecks: 
RCDc_limit = 43427 
RCDWRc_limit = 5067 
WTRc_limit = 11746 
RTWc_limit = 42678 
CCDLc_limit = 20567 
rwq = 0 
CCDLc_limit_alone = 15639 
WTRc_limit_alone = 10548 
RTWc_limit_alone = 38948 

Commands details: 
total_CMD = 167515 
n_nop = 111134 
Read = 40221 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11779 
n_pre = 11763 
n_ref = 0 
n_req = 42116 
total_req = 47801 

Dual Bus Interface Util: 
issued_total_row = 23542 
issued_total_col = 47801 
Row_Bus_Util =  0.140537 
CoL_Bus_Util = 0.285354 
Either_Row_CoL_Bus_Util = 0.336573 
Issued_on_Two_Bus_Simul_Util = 0.089317 
issued_two_Eff = 0.265373 
queue_avg = 17.710825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7108
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111018 n_act=11813 n_pre=11797 n_ref_event=0 n_req=42119 n_rd=40218 n_rd_L2_A=0 n_write=0 n_wr_bk=7604 bw_util=0.2855
n_activity=93076 dram_eff=0.5138
bk0: 2537a 129754i bk1: 2524a 130342i bk2: 2534a 129421i bk3: 2503a 129237i bk4: 2481a 131065i bk5: 2471a 130883i bk6: 2501a 130411i bk7: 2513a 128552i bk8: 2531a 130546i bk9: 2516a 130749i bk10: 2516a 131282i bk11: 2533a 130926i bk12: 2521a 132081i bk13: 2516a 130234i bk14: 2505a 130408i bk15: 2516a 130756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719533
Row_Buffer_Locality_read = 0.737033
Row_Buffer_Locality_write = 0.349290
Bank_Level_Parallism = 7.272511
Bank_Level_Parallism_Col = 4.856184
Bank_Level_Parallism_Ready = 2.148258
write_to_read_ratio_blp_rw_average = 0.266800
GrpLevelPara = 2.716165 

BW Util details:
bwutil = 0.285479 
total_CMD = 167515 
util_bw = 47822 
Wasted_Col = 32441 
Wasted_Row = 7150 
Idle = 80102 

BW Util Bottlenecks: 
RCDc_limit = 43830 
RCDWRc_limit = 4986 
WTRc_limit = 11558 
RTWc_limit = 41627 
CCDLc_limit = 20642 
rwq = 0 
CCDLc_limit_alone = 15673 
WTRc_limit_alone = 10375 
RTWc_limit_alone = 37841 

Commands details: 
total_CMD = 167515 
n_nop = 111018 
Read = 40218 
Write = 0 
L2_Alloc = 0 
L2_WB = 7604 
n_act = 11813 
n_pre = 11797 
n_ref = 0 
n_req = 42119 
total_req = 47822 

Dual Bus Interface Util: 
issued_total_row = 23610 
issued_total_col = 47822 
Row_Bus_Util =  0.140943 
CoL_Bus_Util = 0.285479 
Either_Row_CoL_Bus_Util = 0.337265 
Issued_on_Two_Bus_Simul_Util = 0.089156 
issued_two_Eff = 0.264350 
queue_avg = 17.495478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4955
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 223176 -   mf: uid=18333294, sid4294967295:w4294967295, part=18, addr=0xc0764480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (223076), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111034 n_act=11773 n_pre=11757 n_ref_event=0 n_req=42147 n_rd=40246 n_rd_L2_A=0 n_write=0 n_wr_bk=7604 bw_util=0.2856
n_activity=93705 dram_eff=0.5106
bk0: 2532a 130060i bk1: 2522a 129906i bk2: 2518a 129170i bk3: 2516a 127803i bk4: 2464a 130972i bk5: 2475a 131156i bk6: 2514a 130140i bk7: 2520a 129323i bk8: 2526a 131116i bk9: 2525a 130923i bk10: 2530a 131041i bk11: 2528a 132060i bk12: 2514a 131853i bk13: 2529a 130836i bk14: 2520a 131006i bk15: 2513a 129930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720668
Row_Buffer_Locality_read = 0.738558
Row_Buffer_Locality_write = 0.341925
Bank_Level_Parallism = 7.241972
Bank_Level_Parallism_Col = 4.818746
Bank_Level_Parallism_Ready = 2.161421
write_to_read_ratio_blp_rw_average = 0.262502
GrpLevelPara = 2.706209 

BW Util details:
bwutil = 0.285646 
total_CMD = 167515 
util_bw = 47850 
Wasted_Col = 32577 
Wasted_Row = 7269 
Idle = 79819 

BW Util Bottlenecks: 
RCDc_limit = 43485 
RCDWRc_limit = 5198 
WTRc_limit = 11888 
RTWc_limit = 40900 
CCDLc_limit = 20492 
rwq = 0 
CCDLc_limit_alone = 15734 
WTRc_limit_alone = 10720 
RTWc_limit_alone = 37310 

Commands details: 
total_CMD = 167515 
n_nop = 111034 
Read = 40246 
Write = 0 
L2_Alloc = 0 
L2_WB = 7604 
n_act = 11773 
n_pre = 11757 
n_ref = 0 
n_req = 42147 
total_req = 47850 

Dual Bus Interface Util: 
issued_total_row = 23530 
issued_total_col = 47850 
Row_Bus_Util =  0.140465 
CoL_Bus_Util = 0.285646 
Either_Row_CoL_Bus_Util = 0.337170 
Issued_on_Two_Bus_Simul_Util = 0.088941 
issued_two_Eff = 0.263788 
queue_avg = 17.625753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6258
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111159 n_act=11743 n_pre=11727 n_ref_event=0 n_req=42158 n_rd=40258 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2857
n_activity=93093 dram_eff=0.5141
bk0: 2524a 130636i bk1: 2521a 130723i bk2: 2514a 130370i bk3: 2534a 129753i bk4: 2451a 130325i bk5: 2483a 130486i bk6: 2529a 129000i bk7: 2514a 128929i bk8: 2519a 129659i bk9: 2537a 131670i bk10: 2528a 130619i bk11: 2534a 131617i bk12: 2514a 131156i bk13: 2529a 129615i bk14: 2517a 131724i bk15: 2510a 132114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721453
Row_Buffer_Locality_read = 0.739133
Row_Buffer_Locality_write = 0.346842
Bank_Level_Parallism = 7.254193
Bank_Level_Parallism_Col = 4.844073
Bank_Level_Parallism_Ready = 2.175791
write_to_read_ratio_blp_rw_average = 0.263707
GrpLevelPara = 2.711926 

BW Util details:
bwutil = 0.285694 
total_CMD = 167515 
util_bw = 47858 
Wasted_Col = 32488 
Wasted_Row = 7052 
Idle = 80117 

BW Util Bottlenecks: 
RCDc_limit = 42989 
RCDWRc_limit = 5113 
WTRc_limit = 11547 
RTWc_limit = 40900 
CCDLc_limit = 20312 
rwq = 0 
CCDLc_limit_alone = 15344 
WTRc_limit_alone = 10428 
RTWc_limit_alone = 37051 

Commands details: 
total_CMD = 167515 
n_nop = 111159 
Read = 40258 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11743 
n_pre = 11727 
n_ref = 0 
n_req = 42158 
total_req = 47858 

Dual Bus Interface Util: 
issued_total_row = 23470 
issued_total_col = 47858 
Row_Bus_Util =  0.140107 
CoL_Bus_Util = 0.285694 
Either_Row_CoL_Bus_Util = 0.336424 
Issued_on_Two_Bus_Simul_Util = 0.089377 
issued_two_Eff = 0.265668 
queue_avg = 17.645494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6455
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111023 n_act=11793 n_pre=11777 n_ref_event=0 n_req=42172 n_rd=40272 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2858
n_activity=93430 dram_eff=0.5124
bk0: 2518a 130264i bk1: 2533a 130938i bk2: 2518a 128913i bk3: 2518a 129606i bk4: 2478a 130373i bk5: 2473a 130294i bk6: 2511a 127905i bk7: 2532a 128887i bk8: 2524a 130087i bk9: 2523a 130969i bk10: 2534a 130732i bk11: 2530a 131480i bk12: 2542a 130901i bk13: 2516a 131565i bk14: 2512a 130654i bk15: 2510a 131209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720360
Row_Buffer_Locality_read = 0.738106
Row_Buffer_Locality_write = 0.344211
Bank_Level_Parallism = 7.284760
Bank_Level_Parallism_Col = 4.887935
Bank_Level_Parallism_Ready = 2.227899
write_to_read_ratio_blp_rw_average = 0.260562
GrpLevelPara = 2.710356 

BW Util details:
bwutil = 0.285777 
total_CMD = 167515 
util_bw = 47872 
Wasted_Col = 32669 
Wasted_Row = 6989 
Idle = 79985 

BW Util Bottlenecks: 
RCDc_limit = 43661 
RCDWRc_limit = 5001 
WTRc_limit = 12220 
RTWc_limit = 40750 
CCDLc_limit = 20708 
rwq = 0 
CCDLc_limit_alone = 15784 
WTRc_limit_alone = 11113 
RTWc_limit_alone = 36933 

Commands details: 
total_CMD = 167515 
n_nop = 111023 
Read = 40272 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11793 
n_pre = 11777 
n_ref = 0 
n_req = 42172 
total_req = 47872 

Dual Bus Interface Util: 
issued_total_row = 23570 
issued_total_col = 47872 
Row_Bus_Util =  0.140704 
CoL_Bus_Util = 0.285777 
Either_Row_CoL_Bus_Util = 0.337235 
Issued_on_Two_Bus_Simul_Util = 0.089246 
issued_two_Eff = 0.264639 
queue_avg = 17.333893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3339
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110990 n_act=11824 n_pre=11808 n_ref_event=0 n_req=42179 n_rd=40277 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2859
n_activity=93541 dram_eff=0.5119
bk0: 2513a 129659i bk1: 2531a 129918i bk2: 2530a 130371i bk3: 2526a 128887i bk4: 2478a 130081i bk5: 2462a 130487i bk6: 2518a 128934i bk7: 2510a 129373i bk8: 2538a 130121i bk9: 2511a 130676i bk10: 2538a 131326i bk11: 2532a 130558i bk12: 2532a 129810i bk13: 2519a 131560i bk14: 2515a 131779i bk15: 2524a 131230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719671
Row_Buffer_Locality_read = 0.738163
Row_Buffer_Locality_write = 0.328076
Bank_Level_Parallism = 7.298260
Bank_Level_Parallism_Col = 4.890855
Bank_Level_Parallism_Ready = 2.215057
write_to_read_ratio_blp_rw_average = 0.264237
GrpLevelPara = 2.726998 

BW Util details:
bwutil = 0.285855 
total_CMD = 167515 
util_bw = 47885 
Wasted_Col = 32354 
Wasted_Row = 7131 
Idle = 80145 

BW Util Bottlenecks: 
RCDc_limit = 43380 
RCDWRc_limit = 5253 
WTRc_limit = 11483 
RTWc_limit = 41099 
CCDLc_limit = 20208 
rwq = 0 
CCDLc_limit_alone = 15328 
WTRc_limit_alone = 10350 
RTWc_limit_alone = 37352 

Commands details: 
total_CMD = 167515 
n_nop = 110990 
Read = 40277 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11824 
n_pre = 11808 
n_ref = 0 
n_req = 42179 
total_req = 47885 

Dual Bus Interface Util: 
issued_total_row = 23632 
issued_total_col = 47885 
Row_Bus_Util =  0.141074 
CoL_Bus_Util = 0.285855 
Either_Row_CoL_Bus_Util = 0.337432 
Issued_on_Two_Bus_Simul_Util = 0.089496 
issued_two_Eff = 0.265228 
queue_avg = 17.384048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.384
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111115 n_act=11802 n_pre=11786 n_ref_event=0 n_req=42103 n_rd=40208 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2853
n_activity=92733 dram_eff=0.5153
bk0: 2529a 130010i bk1: 2519a 130612i bk2: 2521a 129885i bk3: 2524a 129547i bk4: 2470a 128357i bk5: 2475a 129677i bk6: 2531a 131033i bk7: 2513a 130109i bk8: 2517a 129484i bk9: 2524a 131423i bk10: 2532a 131798i bk11: 2526a 130025i bk12: 2522a 132208i bk13: 2514a 131436i bk14: 2500a 130209i bk15: 2491a 129891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719687
Row_Buffer_Locality_read = 0.737241
Row_Buffer_Locality_write = 0.347230
Bank_Level_Parallism = 7.303754
Bank_Level_Parallism_Col = 4.885954
Bank_Level_Parallism_Ready = 2.189859
write_to_read_ratio_blp_rw_average = 0.268469
GrpLevelPara = 2.735257 

BW Util details:
bwutil = 0.285276 
total_CMD = 167515 
util_bw = 47788 
Wasted_Col = 32314 
Wasted_Row = 7064 
Idle = 80349 

BW Util Bottlenecks: 
RCDc_limit = 43430 
RCDWRc_limit = 5125 
WTRc_limit = 10871 
RTWc_limit = 42710 
CCDLc_limit = 20694 
rwq = 0 
CCDLc_limit_alone = 15502 
WTRc_limit_alone = 9745 
RTWc_limit_alone = 38644 

Commands details: 
total_CMD = 167515 
n_nop = 111115 
Read = 40208 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11802 
n_pre = 11786 
n_ref = 0 
n_req = 42103 
total_req = 47788 

Dual Bus Interface Util: 
issued_total_row = 23588 
issued_total_col = 47788 
Row_Bus_Util =  0.140811 
CoL_Bus_Util = 0.285276 
Either_Row_CoL_Bus_Util = 0.336686 
Issued_on_Two_Bus_Simul_Util = 0.089401 
issued_two_Eff = 0.265532 
queue_avg = 17.711500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7115
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110829 n_act=11772 n_pre=11756 n_ref_event=0 n_req=42163 n_rd=40261 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2858
n_activity=93726 dram_eff=0.5107
bk0: 2523a 130630i bk1: 2534a 130738i bk2: 2518a 128014i bk3: 2514a 128257i bk4: 2473a 130467i bk5: 2467a 130491i bk6: 2511a 131554i bk7: 2527a 128743i bk8: 2522a 131220i bk9: 2538a 130533i bk10: 2541a 131074i bk11: 2520a 131739i bk12: 2518a 130749i bk13: 2533a 131824i bk14: 2518a 130351i bk15: 2504a 131477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720798
Row_Buffer_Locality_read = 0.738779
Row_Buffer_Locality_write = 0.340168
Bank_Level_Parallism = 7.224332
Bank_Level_Parallism_Col = 4.835602
Bank_Level_Parallism_Ready = 2.167123
write_to_read_ratio_blp_rw_average = 0.266823
GrpLevelPara = 2.710724 

BW Util details:
bwutil = 0.285759 
total_CMD = 167515 
util_bw = 47869 
Wasted_Col = 32837 
Wasted_Row = 7128 
Idle = 79681 

BW Util Bottlenecks: 
RCDc_limit = 43900 
RCDWRc_limit = 5175 
WTRc_limit = 11470 
RTWc_limit = 41453 
CCDLc_limit = 20825 
rwq = 0 
CCDLc_limit_alone = 15801 
WTRc_limit_alone = 10262 
RTWc_limit_alone = 37637 

Commands details: 
total_CMD = 167515 
n_nop = 110829 
Read = 40261 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11772 
n_pre = 11756 
n_ref = 0 
n_req = 42163 
total_req = 47869 

Dual Bus Interface Util: 
issued_total_row = 23528 
issued_total_col = 47869 
Row_Bus_Util =  0.140453 
CoL_Bus_Util = 0.285759 
Either_Row_CoL_Bus_Util = 0.338394 
Issued_on_Two_Bus_Simul_Util = 0.087819 
issued_two_Eff = 0.259517 
queue_avg = 17.473444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4734
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110930 n_act=11813 n_pre=11797 n_ref_event=0 n_req=42137 n_rd=40244 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2854
n_activity=93150 dram_eff=0.5133
bk0: 2529a 129243i bk1: 2522a 129790i bk2: 2520a 129747i bk3: 2534a 131126i bk4: 2464a 129594i bk5: 2468a 129831i bk6: 2515a 130358i bk7: 2518a 129311i bk8: 2525a 130840i bk9: 2528a 129087i bk10: 2529a 132029i bk11: 2520a 131860i bk12: 2522a 131576i bk13: 2528a 130742i bk14: 2519a 131774i bk15: 2503a 132409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719653
Row_Buffer_Locality_read = 0.737899
Row_Buffer_Locality_write = 0.331749
Bank_Level_Parallism = 7.221684
Bank_Level_Parallism_Col = 4.788742
Bank_Level_Parallism_Ready = 2.134118
write_to_read_ratio_blp_rw_average = 0.264330
GrpLevelPara = 2.687864 

BW Util details:
bwutil = 0.285443 
total_CMD = 167515 
util_bw = 47816 
Wasted_Col = 32945 
Wasted_Row = 6900 
Idle = 79854 

BW Util Bottlenecks: 
RCDc_limit = 44314 
RCDWRc_limit = 5115 
WTRc_limit = 11578 
RTWc_limit = 40840 
CCDLc_limit = 20343 
rwq = 0 
CCDLc_limit_alone = 15625 
WTRc_limit_alone = 10447 
RTWc_limit_alone = 37253 

Commands details: 
total_CMD = 167515 
n_nop = 110930 
Read = 40244 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11813 
n_pre = 11797 
n_ref = 0 
n_req = 42137 
total_req = 47816 

Dual Bus Interface Util: 
issued_total_row = 23610 
issued_total_col = 47816 
Row_Bus_Util =  0.140943 
CoL_Bus_Util = 0.285443 
Either_Row_CoL_Bus_Util = 0.337791 
Issued_on_Two_Bus_Simul_Util = 0.088595 
issued_two_Eff = 0.262278 
queue_avg = 17.675898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6759
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 223154 -   mf: uid=18333292, sid4294967295:w4294967295, part=25, addr=0xc0723600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (223054), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110830 n_act=11824 n_pre=11808 n_ref_event=0 n_req=42135 n_rd=40231 n_rd_L2_A=0 n_write=0 n_wr_bk=7616 bw_util=0.2856
n_activity=93809 dram_eff=0.51
bk0: 2519a 128713i bk1: 2521a 130639i bk2: 2509a 130332i bk3: 2527a 128332i bk4: 2469a 130820i bk5: 2486a 131304i bk6: 2519a 128928i bk7: 2518a 129371i bk8: 2503a 132029i bk9: 2528a 129544i bk10: 2541a 131569i bk11: 2518a 132198i bk12: 2524a 132100i bk13: 2528a 130959i bk14: 2523a 131935i bk15: 2498a 130953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719378
Row_Buffer_Locality_read = 0.738013
Row_Buffer_Locality_write = 0.325630
Bank_Level_Parallism = 7.199337
Bank_Level_Parallism_Col = 4.796980
Bank_Level_Parallism_Ready = 2.129559
write_to_read_ratio_blp_rw_average = 0.269602
GrpLevelPara = 2.712431 

BW Util details:
bwutil = 0.285628 
total_CMD = 167515 
util_bw = 47847 
Wasted_Col = 32799 
Wasted_Row = 7230 
Idle = 79639 

BW Util Bottlenecks: 
RCDc_limit = 43930 
RCDWRc_limit = 5296 
WTRc_limit = 11370 
RTWc_limit = 41655 
CCDLc_limit = 20339 
rwq = 0 
CCDLc_limit_alone = 15485 
WTRc_limit_alone = 10265 
RTWc_limit_alone = 37906 

Commands details: 
total_CMD = 167515 
n_nop = 110830 
Read = 40231 
Write = 0 
L2_Alloc = 0 
L2_WB = 7616 
n_act = 11824 
n_pre = 11808 
n_ref = 0 
n_req = 42135 
total_req = 47847 

Dual Bus Interface Util: 
issued_total_row = 23632 
issued_total_col = 47847 
Row_Bus_Util =  0.141074 
CoL_Bus_Util = 0.285628 
Either_Row_CoL_Bus_Util = 0.338388 
Issued_on_Two_Bus_Simul_Util = 0.088314 
issued_two_Eff = 0.260986 
queue_avg = 17.454939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4549
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110845 n_act=11895 n_pre=11879 n_ref_event=0 n_req=42214 n_rd=40313 n_rd_L2_A=0 n_write=0 n_wr_bk=7604 bw_util=0.286
n_activity=93888 dram_eff=0.5104
bk0: 2506a 130341i bk1: 2526a 129376i bk2: 2527a 129471i bk3: 2513a 129600i bk4: 2481a 129674i bk5: 2469a 129146i bk6: 2530a 129182i bk7: 2507a 130134i bk8: 2546a 129984i bk9: 2519a 130796i bk10: 2531a 130317i bk11: 2547a 130878i bk12: 2539a 131772i bk13: 2539a 131830i bk14: 2519a 130667i bk15: 2514a 129570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718221
Row_Buffer_Locality_read = 0.736090
Row_Buffer_Locality_write = 0.339295
Bank_Level_Parallism = 7.258365
Bank_Level_Parallism_Col = 4.836912
Bank_Level_Parallism_Ready = 2.150406
write_to_read_ratio_blp_rw_average = 0.260016
GrpLevelPara = 2.693946 

BW Util details:
bwutil = 0.286046 
total_CMD = 167515 
util_bw = 47917 
Wasted_Col = 32992 
Wasted_Row = 7226 
Idle = 79380 

BW Util Bottlenecks: 
RCDc_limit = 44185 
RCDWRc_limit = 5105 
WTRc_limit = 12166 
RTWc_limit = 42986 
CCDLc_limit = 21076 
rwq = 0 
CCDLc_limit_alone = 15857 
WTRc_limit_alone = 10772 
RTWc_limit_alone = 39161 

Commands details: 
total_CMD = 167515 
n_nop = 110845 
Read = 40313 
Write = 0 
L2_Alloc = 0 
L2_WB = 7604 
n_act = 11895 
n_pre = 11879 
n_ref = 0 
n_req = 42214 
total_req = 47917 

Dual Bus Interface Util: 
issued_total_row = 23774 
issued_total_col = 47917 
Row_Bus_Util =  0.141922 
CoL_Bus_Util = 0.286046 
Either_Row_CoL_Bus_Util = 0.338298 
Issued_on_Two_Bus_Simul_Util = 0.089670 
issued_two_Eff = 0.265061 
queue_avg = 17.663839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.6638
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110842 n_act=11953 n_pre=11937 n_ref_event=0 n_req=42192 n_rd=40297 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2858
n_activity=93250 dram_eff=0.5134
bk0: 2519a 129771i bk1: 2537a 128837i bk2: 2544a 128369i bk3: 2515a 130541i bk4: 2494a 128264i bk5: 2470a 129248i bk6: 2517a 129896i bk7: 2532a 130726i bk8: 2531a 130459i bk9: 2512a 131598i bk10: 2530a 130995i bk11: 2534a 129169i bk12: 2520a 130090i bk13: 2525a 130436i bk14: 2512a 129663i bk15: 2505a 130768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716700
Row_Buffer_Locality_read = 0.735216
Row_Buffer_Locality_write = 0.322955
Bank_Level_Parallism = 7.345545
Bank_Level_Parallism_Col = 4.880903
Bank_Level_Parallism_Ready = 2.179543
write_to_read_ratio_blp_rw_average = 0.258446
GrpLevelPara = 2.717901 

BW Util details:
bwutil = 0.285807 
total_CMD = 167515 
util_bw = 47877 
Wasted_Col = 32718 
Wasted_Row = 7023 
Idle = 79897 

BW Util Bottlenecks: 
RCDc_limit = 44065 
RCDWRc_limit = 5031 
WTRc_limit = 11823 
RTWc_limit = 42076 
CCDLc_limit = 20221 
rwq = 0 
CCDLc_limit_alone = 15205 
WTRc_limit_alone = 10622 
RTWc_limit_alone = 38261 

Commands details: 
total_CMD = 167515 
n_nop = 110842 
Read = 40297 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11953 
n_pre = 11937 
n_ref = 0 
n_req = 42192 
total_req = 47877 

Dual Bus Interface Util: 
issued_total_row = 23890 
issued_total_col = 47877 
Row_Bus_Util =  0.142614 
CoL_Bus_Util = 0.285807 
Either_Row_CoL_Bus_Util = 0.338316 
Issued_on_Two_Bus_Simul_Util = 0.090105 
issued_two_Eff = 0.266335 
queue_avg = 17.576916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5769
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111086 n_act=11754 n_pre=11738 n_ref_event=0 n_req=42152 n_rd=40259 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2855
n_activity=93407 dram_eff=0.5121
bk0: 2524a 129341i bk1: 2521a 129585i bk2: 2525a 127089i bk3: 2517a 129291i bk4: 2462a 129311i bk5: 2488a 128763i bk6: 2524a 129628i bk7: 2518a 129489i bk8: 2509a 129760i bk9: 2534a 131469i bk10: 2527a 130618i bk11: 2531a 130967i bk12: 2522a 131571i bk13: 2538a 129801i bk14: 2516a 130790i bk15: 2503a 131155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721152
Row_Buffer_Locality_read = 0.738692
Row_Buffer_Locality_write = 0.348125
Bank_Level_Parallism = 7.359742
Bank_Level_Parallism_Col = 4.967556
Bank_Level_Parallism_Ready = 2.232276
write_to_read_ratio_blp_rw_average = 0.270028
GrpLevelPara = 2.746157 

BW Util details:
bwutil = 0.285533 
total_CMD = 167515 
util_bw = 47831 
Wasted_Col = 32477 
Wasted_Row = 7163 
Idle = 80044 

BW Util Bottlenecks: 
RCDc_limit = 43830 
RCDWRc_limit = 4958 
WTRc_limit = 11552 
RTWc_limit = 45287 
CCDLc_limit = 20592 
rwq = 0 
CCDLc_limit_alone = 15321 
WTRc_limit_alone = 10401 
RTWc_limit_alone = 41167 

Commands details: 
total_CMD = 167515 
n_nop = 111086 
Read = 40259 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11754 
n_pre = 11738 
n_ref = 0 
n_req = 42152 
total_req = 47831 

Dual Bus Interface Util: 
issued_total_row = 23492 
issued_total_col = 47831 
Row_Bus_Util =  0.140238 
CoL_Bus_Util = 0.285533 
Either_Row_CoL_Bus_Util = 0.336859 
Issued_on_Two_Bus_Simul_Util = 0.088911 
issued_two_Eff = 0.263942 
queue_avg = 17.943928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9439
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=110912 n_act=11815 n_pre=11799 n_ref_event=0 n_req=42145 n_rd=40249 n_rd_L2_A=0 n_write=0 n_wr_bk=7584 bw_util=0.2855
n_activity=94059 dram_eff=0.5085
bk0: 2520a 129313i bk1: 2506a 129476i bk2: 2515a 130578i bk3: 2522a 128173i bk4: 2463a 129325i bk5: 2488a 129472i bk6: 2522a 129015i bk7: 2502a 129128i bk8: 2533a 129887i bk9: 2534a 129790i bk10: 2532a 129939i bk11: 2522a 129678i bk12: 2522a 132209i bk13: 2535a 128659i bk14: 2516a 130758i bk15: 2517a 131636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719658
Row_Buffer_Locality_read = 0.737857
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 7.327267
Bank_Level_Parallism_Col = 4.945649
Bank_Level_Parallism_Ready = 2.201451
write_to_read_ratio_blp_rw_average = 0.273205
GrpLevelPara = 2.732856 

BW Util details:
bwutil = 0.285545 
total_CMD = 167515 
util_bw = 47833 
Wasted_Col = 32957 
Wasted_Row = 7285 
Idle = 79440 

BW Util Bottlenecks: 
RCDc_limit = 44267 
RCDWRc_limit = 5244 
WTRc_limit = 11207 
RTWc_limit = 46387 
CCDLc_limit = 20768 
rwq = 0 
CCDLc_limit_alone = 15526 
WTRc_limit_alone = 10108 
RTWc_limit_alone = 42244 

Commands details: 
total_CMD = 167515 
n_nop = 110912 
Read = 40249 
Write = 0 
L2_Alloc = 0 
L2_WB = 7584 
n_act = 11815 
n_pre = 11799 
n_ref = 0 
n_req = 42145 
total_req = 47833 

Dual Bus Interface Util: 
issued_total_row = 23614 
issued_total_col = 47833 
Row_Bus_Util =  0.140966 
CoL_Bus_Util = 0.285545 
Either_Row_CoL_Bus_Util = 0.337898 
Issued_on_Two_Bus_Simul_Util = 0.088613 
issued_two_Eff = 0.262248 
queue_avg = 18.028637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0286
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111153 n_act=11736 n_pre=11720 n_ref_event=0 n_req=42106 n_rd=40210 n_rd_L2_A=0 n_write=0 n_wr_bk=7584 bw_util=0.2853
n_activity=93406 dram_eff=0.5117
bk0: 2519a 130403i bk1: 2520a 129596i bk2: 2520a 129643i bk3: 2512a 129826i bk4: 2473a 130383i bk5: 2471a 130009i bk6: 2512a 130212i bk7: 2523a 129658i bk8: 2522a 130742i bk9: 2513a 131114i bk10: 2519a 131424i bk11: 2550a 130235i bk12: 2529a 130132i bk13: 2507a 130740i bk14: 2507a 131637i bk15: 2513a 130073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721275
Row_Buffer_Locality_read = 0.739194
Row_Buffer_Locality_write = 0.341245
Bank_Level_Parallism = 7.272674
Bank_Level_Parallism_Col = 4.877611
Bank_Level_Parallism_Ready = 2.203394
write_to_read_ratio_blp_rw_average = 0.265355
GrpLevelPara = 2.711377 

BW Util details:
bwutil = 0.285312 
total_CMD = 167515 
util_bw = 47794 
Wasted_Col = 32602 
Wasted_Row = 7126 
Idle = 79993 

BW Util Bottlenecks: 
RCDc_limit = 43191 
RCDWRc_limit = 5019 
WTRc_limit = 11429 
RTWc_limit = 42790 
CCDLc_limit = 20192 
rwq = 0 
CCDLc_limit_alone = 15240 
WTRc_limit_alone = 10272 
RTWc_limit_alone = 38995 

Commands details: 
total_CMD = 167515 
n_nop = 111153 
Read = 40210 
Write = 0 
L2_Alloc = 0 
L2_WB = 7584 
n_act = 11736 
n_pre = 11720 
n_ref = 0 
n_req = 42106 
total_req = 47794 

Dual Bus Interface Util: 
issued_total_row = 23456 
issued_total_col = 47794 
Row_Bus_Util =  0.140023 
CoL_Bus_Util = 0.285312 
Either_Row_CoL_Bus_Util = 0.336459 
Issued_on_Two_Bus_Simul_Util = 0.088876 
issued_two_Eff = 0.264150 
queue_avg = 17.593630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5936
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167515 n_nop=111079 n_act=11752 n_pre=11736 n_ref_event=0 n_req=42184 n_rd=40285 n_rd_L2_A=0 n_write=0 n_wr_bk=7596 bw_util=0.2858
n_activity=93732 dram_eff=0.5108
bk0: 2520a 128753i bk1: 2523a 131310i bk2: 2540a 129036i bk3: 2515a 129601i bk4: 2476a 130144i bk5: 2469a 128342i bk6: 2530a 129885i bk7: 2502a 130121i bk8: 2546a 130207i bk9: 2509a 130900i bk10: 2529a 131632i bk11: 2538a 130578i bk12: 2540a 130829i bk13: 2517a 132131i bk14: 2526a 129893i bk15: 2505a 131366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721411
Row_Buffer_Locality_read = 0.739680
Row_Buffer_Locality_write = 0.333860
Bank_Level_Parallism = 7.273076
Bank_Level_Parallism_Col = 4.901595
Bank_Level_Parallism_Ready = 2.185376
write_to_read_ratio_blp_rw_average = 0.266082
GrpLevelPara = 2.724869 

BW Util details:
bwutil = 0.285831 
total_CMD = 167515 
util_bw = 47881 
Wasted_Col = 32684 
Wasted_Row = 7114 
Idle = 79836 

BW Util Bottlenecks: 
RCDc_limit = 43429 
RCDWRc_limit = 5035 
WTRc_limit = 11457 
RTWc_limit = 42529 
CCDLc_limit = 20150 
rwq = 0 
CCDLc_limit_alone = 15348 
WTRc_limit_alone = 10335 
RTWc_limit_alone = 38849 

Commands details: 
total_CMD = 167515 
n_nop = 111079 
Read = 40285 
Write = 0 
L2_Alloc = 0 
L2_WB = 7596 
n_act = 11752 
n_pre = 11736 
n_ref = 0 
n_req = 42184 
total_req = 47881 

Dual Bus Interface Util: 
issued_total_row = 23488 
issued_total_col = 47881 
Row_Bus_Util =  0.140214 
CoL_Bus_Util = 0.285831 
Either_Row_CoL_Bus_Util = 0.336901 
Issued_on_Two_Bus_Simul_Util = 0.089144 
issued_two_Eff = 0.264601 
queue_avg = 18.034229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.0342

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35854, Miss = 29763, Miss_rate = 0.830, Pending_hits = 3493, Reservation_fails = 0
L2_cache_bank[1]: Access = 36305, Miss = 29719, Miss_rate = 0.819, Pending_hits = 3533, Reservation_fails = 476
L2_cache_bank[2]: Access = 35709, Miss = 29713, Miss_rate = 0.832, Pending_hits = 3462, Reservation_fails = 0
L2_cache_bank[3]: Access = 36342, Miss = 29655, Miss_rate = 0.816, Pending_hits = 3467, Reservation_fails = 309
L2_cache_bank[4]: Access = 35749, Miss = 29718, Miss_rate = 0.831, Pending_hits = 3464, Reservation_fails = 0
L2_cache_bank[5]: Access = 36248, Miss = 29628, Miss_rate = 0.817, Pending_hits = 3410, Reservation_fails = 238
L2_cache_bank[6]: Access = 35766, Miss = 29716, Miss_rate = 0.831, Pending_hits = 3453, Reservation_fails = 0
L2_cache_bank[7]: Access = 36114, Miss = 29644, Miss_rate = 0.821, Pending_hits = 3462, Reservation_fails = 235
L2_cache_bank[8]: Access = 35533, Miss = 29678, Miss_rate = 0.835, Pending_hits = 3428, Reservation_fails = 29
L2_cache_bank[9]: Access = 36350, Miss = 29704, Miss_rate = 0.817, Pending_hits = 3496, Reservation_fails = 467
L2_cache_bank[10]: Access = 35749, Miss = 29739, Miss_rate = 0.832, Pending_hits = 3482, Reservation_fails = 49
L2_cache_bank[11]: Access = 36325, Miss = 29705, Miss_rate = 0.818, Pending_hits = 3506, Reservation_fails = 247
L2_cache_bank[12]: Access = 35744, Miss = 29707, Miss_rate = 0.831, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[13]: Access = 36338, Miss = 29705, Miss_rate = 0.817, Pending_hits = 3518, Reservation_fails = 217
L2_cache_bank[14]: Access = 35607, Miss = 29726, Miss_rate = 0.835, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[15]: Access = 36443, Miss = 29728, Miss_rate = 0.816, Pending_hits = 3541, Reservation_fails = 295
L2_cache_bank[16]: Access = 35818, Miss = 29750, Miss_rate = 0.831, Pending_hits = 3477, Reservation_fails = 0
L2_cache_bank[17]: Access = 36028, Miss = 29674, Miss_rate = 0.824, Pending_hits = 3482, Reservation_fails = 0
L2_cache_bank[18]: Access = 35715, Miss = 29718, Miss_rate = 0.832, Pending_hits = 3432, Reservation_fails = 0
L2_cache_bank[19]: Access = 35987, Miss = 29713, Miss_rate = 0.826, Pending_hits = 3496, Reservation_fails = 0
L2_cache_bank[20]: Access = 35709, Miss = 29672, Miss_rate = 0.831, Pending_hits = 3387, Reservation_fails = 0
L2_cache_bank[21]: Access = 35977, Miss = 29734, Miss_rate = 0.826, Pending_hits = 3543, Reservation_fails = 90
L2_cache_bank[22]: Access = 35784, Miss = 29749, Miss_rate = 0.831, Pending_hits = 3479, Reservation_fails = 0
L2_cache_bank[23]: Access = 36337, Miss = 29585, Miss_rate = 0.814, Pending_hits = 3399, Reservation_fails = 242
L2_cache_bank[24]: Access = 35719, Miss = 29713, Miss_rate = 0.832, Pending_hits = 3444, Reservation_fails = 0
L2_cache_bank[25]: Access = 35992, Miss = 29656, Miss_rate = 0.824, Pending_hits = 3440, Reservation_fails = 252
L2_cache_bank[26]: Access = 35691, Miss = 29660, Miss_rate = 0.831, Pending_hits = 3418, Reservation_fails = 0
L2_cache_bank[27]: Access = 36057, Miss = 29716, Miss_rate = 0.824, Pending_hits = 3510, Reservation_fails = 75
L2_cache_bank[28]: Access = 35404, Miss = 29718, Miss_rate = 0.839, Pending_hits = 3475, Reservation_fails = 451
L2_cache_bank[29]: Access = 36028, Miss = 29703, Miss_rate = 0.824, Pending_hits = 3471, Reservation_fails = 73
L2_cache_bank[30]: Access = 35418, Miss = 29695, Miss_rate = 0.838, Pending_hits = 3468, Reservation_fails = 592
L2_cache_bank[31]: Access = 35916, Miss = 29682, Miss_rate = 0.826, Pending_hits = 3480, Reservation_fails = 132
L2_cache_bank[32]: Access = 35690, Miss = 29657, Miss_rate = 0.831, Pending_hits = 3442, Reservation_fails = 0
L2_cache_bank[33]: Access = 35612, Miss = 29663, Miss_rate = 0.833, Pending_hits = 3475, Reservation_fails = 92
L2_cache_bank[34]: Access = 35674, Miss = 29689, Miss_rate = 0.832, Pending_hits = 3433, Reservation_fails = 0
L2_cache_bank[35]: Access = 35648, Miss = 29689, Miss_rate = 0.833, Pending_hits = 3480, Reservation_fails = 140
L2_cache_bank[36]: Access = 35656, Miss = 29714, Miss_rate = 0.833, Pending_hits = 3491, Reservation_fails = 0
L2_cache_bank[37]: Access = 35846, Miss = 29686, Miss_rate = 0.828, Pending_hits = 3462, Reservation_fails = 244
L2_cache_bank[38]: Access = 35738, Miss = 29690, Miss_rate = 0.831, Pending_hits = 3485, Reservation_fails = 69
L2_cache_bank[39]: Access = 35744, Miss = 29672, Miss_rate = 0.830, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[40]: Access = 35708, Miss = 29659, Miss_rate = 0.831, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[41]: Access = 35768, Miss = 29739, Miss_rate = 0.831, Pending_hits = 3530, Reservation_fails = 244
L2_cache_bank[42]: Access = 35733, Miss = 29722, Miss_rate = 0.832, Pending_hits = 3493, Reservation_fails = 114
L2_cache_bank[43]: Access = 35752, Miss = 29707, Miss_rate = 0.831, Pending_hits = 3463, Reservation_fails = 105
L2_cache_bank[44]: Access = 35814, Miss = 29673, Miss_rate = 0.829, Pending_hits = 3432, Reservation_fails = 103
L2_cache_bank[45]: Access = 35643, Miss = 29689, Miss_rate = 0.833, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[46]: Access = 35692, Miss = 29699, Miss_rate = 0.832, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[47]: Access = 35570, Miss = 29680, Miss_rate = 0.834, Pending_hits = 3483, Reservation_fails = 329
L2_cache_bank[48]: Access = 35646, Miss = 29714, Miss_rate = 0.834, Pending_hits = 3442, Reservation_fails = 105
L2_cache_bank[49]: Access = 35747, Miss = 29707, Miss_rate = 0.831, Pending_hits = 3487, Reservation_fails = 238
L2_cache_bank[50]: Access = 35768, Miss = 29712, Miss_rate = 0.831, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[51]: Access = 35712, Miss = 29659, Miss_rate = 0.831, Pending_hits = 3416, Reservation_fails = 105
L2_cache_bank[52]: Access = 35731, Miss = 29738, Miss_rate = 0.832, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[53]: Access = 35696, Miss = 29730, Miss_rate = 0.833, Pending_hits = 3504, Reservation_fails = 220
L2_cache_bank[54]: Access = 35637, Miss = 29723, Miss_rate = 0.834, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[55]: Access = 35696, Miss = 29709, Miss_rate = 0.832, Pending_hits = 3501, Reservation_fails = 243
L2_cache_bank[56]: Access = 35750, Miss = 29694, Miss_rate = 0.831, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[57]: Access = 36377, Miss = 29711, Miss_rate = 0.817, Pending_hits = 3486, Reservation_fails = 324
L2_cache_bank[58]: Access = 35634, Miss = 29680, Miss_rate = 0.833, Pending_hits = 3461, Reservation_fails = 0
L2_cache_bank[59]: Access = 35728, Miss = 29661, Miss_rate = 0.830, Pending_hits = 3492, Reservation_fails = 468
L2_cache_bank[60]: Access = 35600, Miss = 29686, Miss_rate = 0.834, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[61]: Access = 35776, Miss = 29629, Miss_rate = 0.828, Pending_hits = 3426, Reservation_fails = 248
L2_cache_bank[62]: Access = 35773, Miss = 29688, Miss_rate = 0.830, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[63]: Access = 35842, Miss = 29765, Miss_rate = 0.830, Pending_hits = 3495, Reservation_fails = 0
L2_total_cache_accesses = 2293157
L2_total_cache_misses = 1900620
L2_total_cache_miss_rate = 0.8288
L2_total_cache_pending_hits = 222049
L2_total_cache_reservation_fails = 7860
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 170488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 222049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 978991
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 528125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 612500
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7804
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=2293157
icnt_total_pkts_simt_to_mem=2293157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2293157
Req_Network_cycles = 223092
Req_Network_injected_packets_per_cycle =      10.2790 
Req_Network_conflicts_per_cycle =       6.0543
Req_Network_conflicts_per_cycle_util =       8.6660
Req_Bank_Level_Parallism =      14.7132
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6630
Req_Network_out_buffer_full_per_cycle =       0.0086
Req_Network_out_buffer_avg_util =      44.6548

Reply_Network_injected_packets_num = 2293157
Reply_Network_cycles = 223092
Reply_Network_injected_packets_per_cycle =       10.2790
Reply_Network_conflicts_per_cycle =        2.5577
Reply_Network_conflicts_per_cycle_util =       3.6669
Reply_Bank_Level_Parallism =      14.7368
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 34 sec (1174 sec)
gpgpu_simulation_rate = 382479 (inst/sec)
gpgpu_simulation_rate = 190 (cycle/sec)
gpgpu_silicon_slowdown = 5957894x
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z17vec_max_index_kerILi10ELi128EEvPfS0_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z17vec_max_index_kerILi10ELi128EEvPfS0_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 8376
gpu_sim_insn = 855040
gpu_ipc =     102.0821
gpu_tot_sim_cycle = 231468
gpu_tot_sim_insn = 449885904
gpu_tot_ipc =    1943.6202
gpu_tot_issued_cta = 3362
gpu_occupancy = 6.2225% 
gpu_tot_occupancy = 45.7039% 
max_total_param_size = 0
gpu_stall_dramfull = 2276736
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6583
partiton_level_parallism_total  =       9.9670
partiton_level_parallism_util =       9.5992
partiton_level_parallism_util_total  =      14.6809
L2_BW  =      60.0706 GB/Sec
L2_BW_total  =     361.0455 GB/Sec
gpu_total_sim_rate=380936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 73594, Miss = 31721, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[1]: Access = 74866, Miss = 32377, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[2]: Access = 73594, Miss = 31783, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[3]: Access = 62810, Miss = 26601, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[4]: Access = 58994, Miss = 25028, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[5]: Access = 59008, Miss = 25584, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[6]: Access = 59008, Miss = 25591, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[7]: Access = 76376, Miss = 32994, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[8]: Access = 73832, Miss = 31841, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[9]: Access = 73832, Miss = 32062, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[10]: Access = 73832, Miss = 32058, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[11]: Access = 73832, Miss = 32083, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[12]: Access = 75104, Miss = 32607, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[13]: Access = 75104, Miss = 32480, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[14]: Access = 72560, Miss = 31411, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[15]: Access = 75104, Miss = 32624, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[16]: Access = 72560, Miss = 31481, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[17]: Access = 75104, Miss = 32550, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[18]: Access = 75104, Miss = 32615, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[19]: Access = 72560, Miss = 31403, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[20]: Access = 73832, Miss = 31972, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[21]: Access = 73832, Miss = 32019, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[22]: Access = 73832, Miss = 31996, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[23]: Access = 75104, Miss = 32592, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[24]: Access = 73832, Miss = 32227, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[25]: Access = 73832, Miss = 32052, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[26]: Access = 75104, Miss = 32597, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[27]: Access = 72560, Miss = 31458, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[28]: Access = 72560, Miss = 31458, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[29]: Access = 73832, Miss = 32075, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[30]: Access = 76376, Miss = 33199, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[31]: Access = 75104, Miss = 32350, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[32]: Access = 73832, Miss = 31742, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[33]: Access = 72560, Miss = 31466, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[34]: Access = 76376, Miss = 33166, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[35]: Access = 76376, Miss = 33037, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[36]: Access = 73832, Miss = 31962, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[37]: Access = 73832, Miss = 32051, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[38]: Access = 73832, Miss = 32037, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[39]: Access = 75104, Miss = 32531, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[40]: Access = 73832, Miss = 31966, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[41]: Access = 73832, Miss = 31988, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[42]: Access = 73832, Miss = 31914, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[43]: Access = 73832, Miss = 32020, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[44]: Access = 72560, Miss = 31423, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 254
	L1D_cache_core[45]: Access = 75104, Miss = 32541, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[46]: Access = 73832, Miss = 32013, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[47]: Access = 73832, Miss = 32057, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[48]: Access = 73832, Miss = 32011, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[49]: Access = 73832, Miss = 31931, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[50]: Access = 75104, Miss = 32492, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[51]: Access = 73832, Miss = 32011, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[52]: Access = 73832, Miss = 32014, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[53]: Access = 73832, Miss = 32074, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 263
	L1D_cache_core[54]: Access = 73832, Miss = 32041, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[55]: Access = 72560, Miss = 31375, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[56]: Access = 73832, Miss = 31894, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 266
	L1D_cache_core[57]: Access = 73832, Miss = 31983, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[58]: Access = 73832, Miss = 31948, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[59]: Access = 73832, Miss = 31962, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[60]: Access = 73832, Miss = 31943, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[61]: Access = 75104, Miss = 32564, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[62]: Access = 72560, Miss = 31474, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[63]: Access = 75104, Miss = 32518, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[64]: Access = 73832, Miss = 31877, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[65]: Access = 73832, Miss = 31905, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[66]: Access = 73832, Miss = 31889, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[67]: Access = 75104, Miss = 32342, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[68]: Access = 73818, Miss = 31804, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[69]: Access = 74800, Miss = 32302, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[70]: Access = 73594, Miss = 31771, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[71]: Access = 73594, Miss = 31673, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[72]: Access = 73594, Miss = 31617, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[73]: Access = 72322, Miss = 31205, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[74]: Access = 72322, Miss = 31201, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[75]: Access = 74866, Miss = 32327, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[76]: Access = 74866, Miss = 32341, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[77]: Access = 73594, Miss = 31836, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[78]: Access = 73594, Miss = 31789, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[79]: Access = 76138, Miss = 32851, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 289
	L1D_total_cache_accesses = 5869264
	L1D_total_cache_misses = 2539768
	L1D_total_cache_miss_rate = 0.4327
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19960
	L1D_cache_data_port_util = 0.200
	L1D_cache_fill_port_util = 0.102
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3329480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1296400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 629634
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 613734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5255514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 613750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19960
ctas_completed 3362, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 
distro:
10200, 10102, 10102, 10102, 10016, 10114, 10016, 10016, 10016, 10016, 10114, 10016, 10016, 10016, 10016, 10114, 770, 770, 770, 770, 868, 691, 691, 691, 691, 789, 691, 691, 770, 770, 868, 770, 770, 770, 770, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 237, 
gpgpu_n_tot_thrd_icount = 465906272
gpgpu_n_tot_w_icount = 14559571
gpgpu_n_stall_shd_mem = 4989157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1693297
gpgpu_n_mem_write_global = 613750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23581984
gpgpu_n_store_insn = 3350000
gpgpu_n_shmem_insn = 96545040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3113920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2808
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4986349
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6884312	W0_Idle:458521	W0_Scoreboard:44684732	W1:0	W2:0	W3:0	W4:197500	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14362030
single_issue_nums: WS0:3649802	WS1:3647434	WS2:3645301	WS3:3617034	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13546376 {8:1693297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24550000 {40:613750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67731880 {40:1693297,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4910000 {8:613750,}
maxmflatency = 4963 
max_icnt2mem_latency = 3140 
maxmrqlatency = 2086 
max_icnt2sh_latency = 601 
averagemflatency = 870 
avg_icnt2mem_latency = 311 
avg_mrq_latency = 95 
avg_icnt2sh_latency = 12 
mrq_lat_table:126955 	73846 	44032 	49056 	97877 	353852 	269080 	212571 	105271 	15614 	794 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577950 	704911 	277751 	466480 	278771 	1184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1090228 	214007 	112080 	132420 	209745 	325401 	206053 	17113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1889316 	180103 	59780 	37798 	30641 	37733 	41984 	29351 	341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	151 	30 	38 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        32        24        24        24        20        28        32        24        32        23        20        20        21        28        28 
dram[1]:        28        28        24        28        20        20        32        32        26        20        32        21        24        20        32        32 
dram[2]:        28        36        20        24        24        20        32        36        32        32        20        20        20        24        32        32 
dram[3]:        28        28        24        24        21        20        32        32        32        32        20        20        28        24        32        32 
dram[4]:        20        24        24        28        28        20        28        32        28        28        16        20        20        28        32        32 
dram[5]:        20        28        20        24        32        24        24        32        28        20        21        24        20        20        32        32 
dram[6]:        20        40        32        28        24        24        28        32        20        32        20        20        20        28        32        28 
dram[7]:        24        40        32        28        20        24        28        28        32        24        17        18        20        28        28        32 
dram[8]:        24        24        36        40        28        28        20        21        20        24        20        24        20        24        28        24 
dram[9]:        24        24        32        32        28        28        20        20        20        20        24        24        20        24        24        24 
dram[10]:        20        24        32        32        36        32        24        20        21        24        20        24        24        20        20        24 
dram[11]:        21        24        32        32        32        32        20        21        21        20        24        24        24        28        20        24 
dram[12]:        20        20        32        32        32        28        28        28        20        24        24        24        28        32        20        20 
dram[13]:        24        24        36        32        28        24        28        28        20        20        24        28        32        32        20        21 
dram[14]:        20        24        36        36        28        32        20        20        20        22        24        24        24        24        20        20 
dram[15]:        20        20        36        36        28        24        24        20        20        20        24        24        28        20        20        20 
dram[16]:        28        28        24        24        20        20        28        28        28        32        20        20        32        20        32        32 
dram[17]:        28        28        25        24        20        24        28        32        32        20        20        20        32        20        32        32 
dram[18]:        28        28        32        24        20        24        32        40        32        32        20        24        28        20        28        32 
dram[19]:        24        28        28        20        24        20        32        32        32        32        21        20        28        28        32        32 
dram[20]:        28        28        24        24        20        20        32        32        32        20        28        20        32        21        32        32 
dram[21]:        24        28        28        24        32        24        28        28        20        20        24        20        28        28        32        32 
dram[22]:        21        24        28        28        24        21        28        28        28        20        23        28        32        28        32        28 
dram[23]:        23        21        32        28        24        24        28        28        20        24        24        28        28        28        32        28 
dram[24]:        20        24        36        36        28        28        20        20        20        22        24        24        24        24        24        24 
dram[25]:        20        24        36        32        28        40        20        20        20        22        24        32        24        24        21        20 
dram[26]:        20        21        32        32        32        32        20        24        24        20        20        32        20        24        20        24 
dram[27]:        24        24        32        32        32        32        20        28        20        24        24        24        24        24        24        20 
dram[28]:        31        20        32        32        28        20        28        28        24        24        24        28        32        32        32        20 
dram[29]:        24        20        32        32        28        24        28        28        24        20        28        24        24        28        28        20 
dram[30]:        20        20        32        36        36        24        21        24        20        24        24        24        28        20        24        21 
dram[31]:        24        20        36        36        28        24        21        20        20        20        28        24        24        20        28        21 
maximum service time to same row:
dram[0]:      9781     10726     10486     10902     10450     10749     11250     10524     11216     15909      9915     10195     11697     11174     12011     10910 
dram[1]:     10628     10770     11019     11365     10856     11023     11296     10815     11505     10386     10711     10960     10188     11044     10269     10860 
dram[2]:     11217     15146     10441     10711     10310     10905     10542     12235     10810     10800     10428     10715     10332     10798     10902     11046 
dram[3]:     10186     11200     10699     10845     10492     10759     11939     13110     10799     16345     11701     10355     11796     11211     10386     10747 
dram[4]:     10737     10498     11142     11250     10563     11002     11066     10814     10995     10664     10569     10864     10728     14727     10871     10703 
dram[5]:     10971     11080     10622     10892     10914     10919     10587     10457     10855     12771     10480     10359     10937     11272     12555     11076 
dram[6]:     10509     10497     10865     10649     10585     10789     10556     11080     11051     11575     10476     10718     11858     10722     10121     11023 
dram[7]:     10765     10670     10595     10409     11047     10541     10526     10517     10879     11051      9909     10482     10552     11750     10633     11289 
dram[8]:     10261     10465     10409     10872     10577     11136     11081     10461     11167     10934     11003     10603     11027     10649     15218     11427 
dram[9]:     13390     10753     10529     10466     11191     11154     10806     10484     10665     10811     14270     11613     10719     11508     11508     11332 
dram[10]:     10651     10677     10588     11103     10443     10816     11395     10488     11118     10317     10630     10190     14653     10483     10513     11255 
dram[11]:     10654     10739     10916     11071     10987     10987     11555     10637     11137     10407     13853     10854     12542     11807     10984     13279 
dram[12]:     10851     10951     10666     10624     11484     11111     10866     11703     10809     12027     10290     11086     14959     10849     12156     12987 
dram[13]:      9991     10319     10900     13431     11390     10533     10928     10823     10665     10532     10163     10720     11385     11482     11492     10637 
dram[14]:     10611     15088     10715     10806     10730     11042     10590     14616     11622     10859     10645     10942     11013     11596     13212     11079 
dram[15]:     10766     11027     10517     10337     10452     10941     10856     10603     10979     10610     10839     10340     11434     10945     12103     11676 
dram[16]:     10176     10297     11132     10190     10826     10669     10502     11196     10589     11071     10396     10473     11268     10565     11137     11103 
dram[17]:     10232     10360     10846     10802     10720     10415     10981     10665     10888     10238     10221     10406     11424     10594     10927     11393 
dram[18]:     10235     10361     10873     10689     15165     11558     11114     10541     10967     11671     10973     14908     10731     11221     11010     11073 
dram[19]:     13382     10815     11534     10630     10749     10525     11019     10485     10642     10454     10266     10410     10875     11698     10673     10975 
dram[20]:     10409     10567     10930     10839     10500     10406     10843     10810     10537     10676      9912     10469     11017     11267     10978     10669 
dram[21]:     11253     10462     10400     10755     10684     10500     10791     10728     10336     13095     12653     10589     11162     10788     11394     11307 
dram[22]:     11110     11289     10923     10938     10625     10800     11210     10908     11595     10293     10450     10321     10542     12168     11379     11065 
dram[23]:     10529     10212     10667     10908     10592     10694     11039     10753     10703     10626     10205     14807     11132     11849     11036     11292 
dram[24]:     11604     10809     10800     10975     10810     12444     10854     10795     13902     10381     10254     10317     10749     11374     11420     13725 
dram[25]:     10464     10477     10863     10516     10841     10534     11140     10730     11083     11274     11869     11754     11066     11403     11249     10466 
dram[26]:     14880     10635     11160     10650     10761     10344     11081     11753     10803     10687     10140     11015     11219     11436     11617     12560 
dram[27]:     10589     10428     15586     10703     10725     11404     11466     11119     11596     10848      9658     10663     11949     11790     13393     10853 
dram[28]:     10124     10392     10697     11188     11106     11018     11409     10428     11722     10832     11535     10372     11289     11357     10845     18592 
dram[29]:     10474     10587     10966     10764     10560     10837     10878     10315     10798     10484     10315     10560     10674     12067     14987     10714 
dram[30]:     10505     10802     11027     11078     10685     10645     10382     10336     10797     10657     10061     11296     10653     14007     11236     11080 
dram[31]:     10179     10394     11307     10421     10759     11107     10615     10737     10967     10428     11133     10282     11499     11151     10406     11067 
average row accesses per activate:
dram[0]:  3.503303  3.529333  3.619241  3.507979  3.563014  3.479947  3.459144  3.701262  3.613915  3.613699  3.684798  3.660690  3.547043  3.564451  3.663877  3.725601 
dram[1]:  3.471129  3.543742  3.675000  3.559892  3.538988  3.504043  3.653846  3.579592  3.674033  3.486737  3.606803  3.551817  3.562584  3.533512  3.631433  3.595628 
dram[2]:  3.569878  3.539491  3.553619  3.598639  3.502030  3.468170  3.705056  3.563930  3.671309  3.600543  3.536913  3.608219  3.603542  3.540323  3.683099  3.615811 
dram[3]:  3.336696  3.475131  3.633880  3.509284  3.542857  3.387728  3.524700  3.520639  3.534413  3.604110  3.585266  3.526596  3.741110  3.468421  3.564103  3.565395 
dram[4]:  3.438642  3.621733  3.473132  3.587280  3.358808  3.516869  3.540940  3.467890  3.536520  3.646240  3.561828  3.687237  3.731259  3.598372  3.587912  3.610497 
dram[5]:  3.410026  3.613169  3.571429  3.537333  3.533243  3.531081  3.574526  3.522487  3.598639  3.543742  3.704895  3.655602  3.617486  3.628966  3.589286  3.530120 
dram[6]:  3.412145  3.684358  3.663435  3.642857  3.460719  3.454305  3.538255  3.580733  3.467105  3.554362  3.574124  3.571042  3.591837  3.578378  3.552561  3.583902 
dram[7]:  3.446920  3.513263  3.690377  3.485602  3.507463  3.565395  3.563930  3.616963  3.659280  3.572005  3.723703  3.584469  3.656425  3.601902  3.551957  3.552703 
dram[8]:  3.486807  3.561995  3.465879  3.479686  3.547945  3.533784  3.515915  3.563588  3.585831  3.574728  3.632877  3.590476  3.482119  3.536618  3.828737  3.655028 
dram[9]:  3.518717  3.587044  3.555108  3.460338  3.581267  3.567308  3.650970  3.498681  3.746121  3.500660  3.629121  3.596730  3.712676  3.658333  3.649513  3.598349 
dram[10]:  3.655172  3.607387  3.497361  3.540107  3.488591  3.517615  3.643741  3.547651  3.585927  3.538770  3.528075  3.606267  3.570652  3.728045  3.561737  3.576712 
dram[11]:  3.543127  3.547170  3.509284  3.578947  3.635724  3.516304  3.665746  3.472991  3.604366  3.678822  3.638736  3.681119  3.632231  3.650069  3.638268  3.569293 
dram[12]:  3.533333  3.490119  3.522667  3.491436  3.556474  3.516216  3.682451  3.472222  3.627586  3.553476  3.615912  3.575101  3.709270  3.620690  3.496011  3.589849 
dram[13]:  3.594005  3.555705  3.585927  3.596730  3.579092  3.551440  3.551678  3.495364  3.624484  3.560811  3.564865  3.603001  3.737960  3.685754  3.562500  3.661538 
dram[14]:  3.613169  3.511968  3.650685  3.575472  3.515604  3.459388  3.453003  3.610425  3.511936  3.614011  3.607094  3.661134  3.590476  3.630495  3.669468  3.609589 
dram[15]:  3.538770  3.450392  3.531915  3.508632  3.501344  3.510840  3.621918  3.577027  3.537534  3.605479  3.669445  3.606803  3.590164  3.737960  3.661992  3.560216 
dram[16]:  3.509987  3.517333  3.521912  3.555108  3.433289  3.492598  3.547779  3.538051  3.650069  3.694134  3.543011  3.584011  3.677824  3.654646  3.618056  3.694366 
dram[17]:  3.521854  3.532710  3.582772  3.455979  3.553133  3.540872  3.499334  3.561404  3.595109  3.665738  3.521448  3.542896  3.637621  3.595075  3.628294  3.627072 
dram[18]:  3.644231  3.488127  3.480263  3.506631  3.498649  3.606103  3.594558  3.658368  3.612859  3.484169  3.674548  3.707865  3.635734  3.568919  3.630345  3.508021 
dram[19]:  3.613388  3.417853  3.582090  3.615489  3.520492  3.476698  3.601085  3.546309  3.616758  3.649243  3.601637  3.638239  3.739316  3.529412  3.601370  3.717731 
dram[20]:  3.557951  3.573351  3.471129  3.488127  3.591724  3.501348  3.540940  3.540612  3.587755  3.650069  3.654696  3.614227  3.594851  3.747504  3.549391  3.572207 
dram[21]:  3.535570  3.574124  3.500659  3.591340  3.555252  3.452000  3.512616  3.486773  3.501319  3.655989  3.689415  3.582656  3.525333  3.612637  3.547297  3.780488 
dram[22]:  3.594301  3.488771  3.606267  3.441558  3.421607  3.441799  3.578735  3.550471  3.606849  3.760684  3.612859  3.573171  3.653259  3.603022  3.609958  3.564384 
dram[23]:  3.599455  3.527225  3.523302  3.510638  3.472630  3.576552  3.595368  3.568548  3.617284  3.599729  3.550201  3.684874  3.581744  3.709677  3.563686  3.640669 
dram[24]:  3.567968  3.560647  3.616120  3.482984  3.403417  3.452730  3.607924  3.506631  3.616438  3.459424  3.685754  3.700422  3.636740  3.542282  3.693820  3.569672 
dram[25]:  3.505976  3.610656  3.571816  3.418814  3.495289  3.531081  3.601361  3.595109  3.602476  3.474376  3.580297  3.797688  3.606019  3.571042  3.603283  3.477333 
dram[26]:  3.579019  3.568733  3.554960  3.388960  3.468085  3.432540  3.542667  3.496680  3.554072  3.566396  3.600817  3.738397  3.606803  3.631507  3.604110  3.473545 
dram[27]:  3.507304  3.483617  3.476562  3.605730  3.419060  3.467914  3.474376  3.621253  3.556452  3.535666  3.577236  3.566038  3.550607  3.533512  3.548038  3.565395 
dram[28]:  3.634113  3.581301  3.421936  3.552419  3.604167  3.473404  3.521912  3.531375  3.718130  3.653793  3.545699  3.570270  3.773639  3.706294  3.545209  3.587912 
dram[29]:  3.536193  3.537736  3.485488  3.570081  3.529891  3.412533  3.588076  3.541779  3.594301  3.536716  3.600817  3.540323  3.761429  3.600000  3.614856  3.651389 
dram[30]:  3.591837  3.522029  3.546917  3.702665  3.488591  3.482574  3.489418  3.547523  3.630854  3.643551  3.618982  3.621769  3.709270  3.655028  3.621023  3.552097 
dram[31]:  3.642759  3.603542  3.501312  3.547651  3.585399  3.438411  3.553476  3.491368  3.592443  3.632964  3.588315  3.650138  3.745763  3.781295  3.564865  3.542741 
average row locality = 1348953/377601 = 3.572430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2533      2525      2543      2510      2474      2477      2541      2511      2534      2526      2530      2542      2527      2516      2515      2522 
dram[1]:      2526      2512      2519      2517      2463      2473      2532      2505      2544      2514      2539      2527      2536      2524      2499      2522 
dram[2]:      2514      2523      2523      2519      2464      2487      2510      2521      2521      2534      2524      2524      2533      2523      2505      2496 
dram[3]:      2526      2534      2532      2519      2477      2468      2514      2517      2503      2516      2516      2540      2520      2525      2531      2506 
dram[4]:      2517      2512      2523      2525      2465      2480      2511      2518      2547      2505      2538      2518      2527      2540      2502      2505 
dram[5]:      2534      2515      2526      2525      2476      2486      2512      2536      2529      2520      2539      2531      2536      2520      2502      2526 
dram[6]:      2522      2518      2519      2524      2472      2482      2510      2513      2520      2537      2540      2528      2528      2536      2524      2515 
dram[7]:      2512      2530      2521      2536      2460      2491      2520      2516      2526      2540      2543      2520      2507      2539      2520      2518 
dram[8]:      2523      2522      2514      2528      2464      2488      2525      2535      2518      2520      2542      2527      2519      2545      2527      2505 
dram[9]:      2514      2537      2517      2534      2473      2472      2509      2526      2540      2536      2530      2529      2524      2523      2513      2503 
dram[10]:      2530      2517      2525      2521      2473      2469      2521      2516      2535      2533      2527      2535      2518      2522      2513      2502 
dram[11]:      2510      2512      2520      2525      2459      2463      2531      2509      2528      2509      2538      2520      2526      2529      2497      2517 
dram[12]:      2532      2527      2515      2523      2459      2476      2517      2499      2514      2544      2526      2531      2531      2514      2517      2507 
dram[13]:      2518      2527      2526      2513      2475      2463      2519      2513      2520      2522      2527      2530      2527      2528      2512      2507 
dram[14]:      2515      2521      2539      2525      2463      2471      2521      2506      2534      2517      2532      2536      2527      2532      2508      2524 
dram[15]:      2528      2522      2529      2514      2481      2464      2517      2520      2523      2519      2531      2540      2518      2527      2500      2520 
dram[16]:      2515      2519      2525      2517      2471      2469      2513      2522      2524      2530      2524      2535      2526      2525      2494      2512 
dram[17]:      2537      2524      2534      2503      2481      2471      2501      2513      2531      2516      2516      2533      2521      2516      2505      2516 
dram[18]:      2532      2522      2518      2516      2464      2475      2514      2520      2526      2525      2530      2528      2514      2529      2520      2513 
dram[19]:      2524      2521      2514      2534      2451      2483      2529      2514      2519      2537      2528      2534      2514      2529      2517      2510 
dram[20]:      2518      2533      2518      2518      2478      2473      2511      2532      2524      2523      2534      2530      2542      2516      2512      2510 
dram[21]:      2513      2531      2530      2526      2478      2462      2518      2510      2538      2511      2538      2532      2532      2519      2515      2524 
dram[22]:      2529      2519      2521      2524      2470      2475      2531      2513      2517      2524      2532      2526      2522      2514      2500      2491 
dram[23]:      2523      2534      2518      2514      2473      2467      2511      2527      2522      2538      2541      2520      2518      2533      2518      2504 
dram[24]:      2529      2522      2520      2534      2464      2468      2515      2518      2525      2528      2529      2520      2522      2528      2519      2503 
dram[25]:      2519      2521      2509      2527      2469      2486      2519      2518      2503      2528      2541      2518      2524      2528      2523      2498 
dram[26]:      2506      2526      2527      2513      2481      2469      2530      2507      2546      2519      2531      2547      2539      2539      2519      2514 
dram[27]:      2519      2537      2544      2515      2494      2470      2517      2532      2531      2512      2530      2534      2520      2525      2512      2505 
dram[28]:      2524      2521      2525      2517      2470      2488      2524      2518      2509      2534      2527      2531      2522      2538      2516      2503 
dram[29]:      2520      2506      2515      2522      2471      2488      2522      2502      2533      2534      2532      2522      2522      2535      2516      2517 
dram[30]:      2519      2520      2520      2512      2473      2471      2512      2523      2522      2513      2519      2550      2529      2507      2507      2513 
dram[31]:      2520      2523      2540      2515      2480      2469      2530      2502      2546      2509      2529      2538      2540      2517      2526      2505 
total dram reads = 1288260
bank skew: 2550/2451 = 1.04
chip skew: 40326/40193 = 1.00
number of total write accesses:
dram[0]:       476       488       512       512       508       504       504       512       460       448       448       448       448       444       448       448 
dram[1]:       476       484       508       512       496       508       512       504       464       460       448       448       444       448       448       440 
dram[2]:       468       484       512       504       496       512       512       508       460       464       444       440       448       444       440       444 
dram[3]:       480       484       512       508       508       508       504       508       464       460       448       448       440       444       440       444 
dram[4]:       468       484       508       504       512       504       508       512       464       452       448       444       444       448       440       436 
dram[5]:       476       476       496       512       512       508       504       508       464       452       440       448       448       444       444       444 
dram[6]:       476       480       504       512       508       504       504       504       460       444       448       444       448       448       448       448 
dram[7]:       472       476       500       508       500       504       512       512       464       456       448       444       444       448       448       444 
dram[8]:       480       484       508       508       504       508       504       508       456       444       440       448       440       444       444       448 
dram[9]:       472       484       512       508       508       500       508       504       464       456       448       444       448       444       444       452 
dram[10]:       480       480       504       508       504       508       512       508       460       456       448       448       440       440       448       436 
dram[11]:       476       480       504       508       504       500       492       508       456       456       444       448       444       440       432       440 
dram[12]:       472       488       508       508       492       504       508       504       464       456       440       444       440       444       448       440 
dram[13]:       480       488       496       508       508       504       508       504       460       452       444       444       448       444       440       444 
dram[14]:       476       480       504       512       512       508       496       504       456       456       448       444       448       444       448       444 
dram[15]:       476       484       508       512       496       508       508       508       464       452       444       444       440       448       444       444 
dram[16]:       484       476       508       512       512       504       492       512       460       460       448       440       444       440       444       444 
dram[17]:       488       488       512       508       508       512       508       504       460       464       444       440       436       448       444       440 
dram[18]:       484       488       508       512       500       500       512       500       460       464       448       448       444       448       448       444 
dram[19]:       484       484       504       508       504       512       500       512       456       464       448       444       444       444       448       444 
dram[20]:       488       488       508       504       504       500       508       508       452       464       448       448       444       444       444       448 
dram[21]:       484       484       508       512       512       508       508       504       464       456       444       448       448       444       440       444 
dram[22]:       480       488       504       504       508       508       512       500       464       464       436       444       448       436       440       444 
dram[23]:       476       488       512       504       512       504       512       512       460       460       444       444       444       448       448       440 
dram[24]:       488       480       508       508       504       500       504       504       460       460       440       444       444       444       444       440 
dram[25]:       484       488       508       504       512       508       512       512       464       464       448       440       448       444       444       440 
dram[26]:       484       488       500       508       508       504       508       504       464       452       448       444       448       448       448       448 
dram[27]:       488       484       504       512       500       496       508       504       460       460       440       448       444       444       440       448 
dram[28]:       472       488       508       504       500       496       512       508       464       460       444       444       448       448       444       436 
dram[29]:       472       476       508       508       508       504       504       504       464       460       444       448       444       444       448       448 
dram[30]:       484       472       504       512       504       508       504       508       456       456       448       448       448       440       444       448 
dram[31]:       484       488       512       512       492       508       512       508       464       456       448       448       448       444       448       424 
total dram writes = 242772
bank skew: 512/424 = 1.21
chip skew: 7620/7532 = 1.01
average mf latency per bank:
dram[0]:       1442      1350      1272      1275      1316      1265      1297      1318      1282      1294      1316      1292      1292      1256      1293      1275
dram[1]:       1517      1466      1344      1336      1383      1351      1371      1405      1381      1356      1377      1392      1334      1338      1382      1350
dram[2]:       1412      1342      1271      1246      1284      1308      1273      1310      1284      1276      1305      1290      1258      1260      1286      1284
dram[3]:       1434      1341      1311      1301      1320      1338      1329      1349      1314      1322      1320      1313      1305      1297      1307      1325
dram[4]:       1433      1323      1315      1303      1319      1304      1312      1356      1330      1337      1284      1272      1293      1269      1291      1260
dram[5]:       1504      1439      1429      1380      1406      1424      1432      1455      1428      1426      1397      1364      1395      1367      1388      1346
dram[6]:       1469      1398      1382      1374      1361      1372      1374      1386      1400      1403      1350      1333      1334      1331      1353      1322
dram[7]:       1414      1325      1279      1282      1274      1276      1286      1300      1307      1286      1251      1244      1268      1238      1268      1227
dram[8]:       1406      1385      1344      1318      1353      1334      1346      1385      1360      1380      1307      1327      1339      1333      1317      1340
dram[9]:       1398      1355      1344      1319      1364      1345      1347      1327      1333      1351      1278      1320      1280      1334      1292      1304
dram[10]:       1497      1467      1434      1449      1434      1432      1426      1430      1427      1465      1395      1393      1411      1404      1392      1425
dram[11]:       1469      1366      1315      1322      1328      1347      1327      1354      1333      1355      1280      1326      1293      1311      1349      1322
dram[12]:       1366      1337      1260      1240      1291      1231      1262      1262      1252      1264      1273      1268      1273      1258      1269      1278
dram[13]:       1365      1361      1292      1249      1272      1244      1287      1272      1249      1268      1296      1297      1275      1290      1279      1293
dram[14]:       1411      1428      1351      1315      1378      1344      1389      1374      1348      1350      1368      1358      1370      1331      1343      1362
dram[15]:       1395      1352      1266      1273      1314      1305      1322      1303      1296      1307      1297      1300      1317      1283      1301      1299
dram[16]:       1340      1346      1210      1238      1222      1244      1275      1258      1249      1259      1254      1261      1254      1258      1268      1272
dram[17]:       1250      1277      1176      1183      1162      1190      1213      1201      1182      1211      1201      1195      1198      1196      1208      1205
dram[18]:       1273      1309      1165      1178      1186      1229      1206      1239      1194      1179      1211      1203      1204      1192      1187      1211
dram[19]:       1368      1365      1277      1257      1286      1286      1285      1286      1283      1278      1290      1276      1289      1282      1275      1293
dram[20]:       1226      1196      1174      1164      1177      1193      1215      1194      1197      1191      1142      1159      1153      1173      1146      1142
dram[21]:       1232      1223      1188      1200      1195      1218      1215      1219      1192      1217      1168      1172      1175      1180      1166      1168
dram[22]:       1327      1311      1292      1262      1250      1287      1258      1275      1298      1292      1251      1270      1242      1269      1252      1251
dram[23]:       1305      1294      1303      1261      1264      1296      1260      1280      1281      1293      1224      1238      1255      1229      1233      1223
dram[24]:       1384      1362      1332      1332      1341      1356      1366      1371      1352      1355      1346      1323      1323      1315      1308      1296
dram[25]:       1397      1373      1326      1332      1333      1335      1365      1369      1354      1356      1314      1303      1313      1299      1287      1295
dram[26]:       1392      1405      1339      1330      1317      1318      1353      1354      1341      1350      1319      1323      1314      1322      1314      1320
dram[27]:       1352      1379      1336      1323      1292      1314      1326      1317      1303      1320      1310      1288      1313      1283      1296      1298
dram[28]:       1442      1388      1276      1300      1271      1296      1323      1289      1308      1298      1319      1285      1293      1271      1320      1296
dram[29]:       1510      1501      1396      1412      1405      1398      1431      1435      1394      1411      1429      1395      1414      1384      1452      1403
dram[30]:       1394      1413      1297      1311      1299      1330      1350      1326      1318      1335      1328      1310      1333      1319      1332      1319
dram[31]:       1424      1406      1301      1310      1330      1328      1353      1350      1317      1332      1341      1318      1332      1303      1340      1325
maximum mf latency per bank:
dram[0]:       3875      4081      4232      4331      3835      4189      3772      4096      4055      4162      4250      3780      3942      4017      3999      4026
dram[1]:       3633      3952      3766      3546      3879      3692      3663      3903      3985      3701      3764      3752      3834      3820      4017      3667
dram[2]:       3503      3741      3744      3445      3941      3610      3488      3615      3578      3352      3727      3498      3920      3699      3886      3560
dram[3]:       3898      3920      4068      3712      3926      3764      3821      3881      3826      3750      3727      3562      3799      3867      3890      3797
dram[4]:       4765      4286      4352      4319      4201      4267      4134      4359      4090      4137      4107      4263      4327      4482      4157      4410
dram[5]:       3855      4046      4032      4487      4371      4498      4045      4081      3951      3967      3970      4057      4138      4405      4002      3964
dram[6]:       4079      4009      4559      4108      4443      4039      3989      4006      4028      3897      3992      4280      3869      4068      4062      4197
dram[7]:       4365      4639      4321      4424      4217      4667      4120      4362      4174      4290      4061      4260      4149      4473      4334      4219
dram[8]:       3640      3814      3737      4090      3580      3773      3700      3591      3965      3711      3712      3537      3904      3873      3679      3739
dram[9]:       3733      3840      3973      3990      3749      3795      3778      3614      3927      3633      3886      3718      3624      3650      3763      4112
dram[10]:       3951      3893      4187      4255      4141      3757      4010      3941      3788      3856      4002      3812      4292      4039      3825      3754
dram[11]:       3815      3673      3704      3888      3878      4000      3490      3807      3761      3754      3688      3734      3895      3703      3780      3607
dram[12]:       3623      3303      3336      3501      3494      3299      3245      3402      3401      3239      3482      3734      3663      3362      3439      3695
dram[13]:       3390      3755      3559      3534      3512      3761      3729      3582      3455      3747      3557      3512      3652      3601      3728      3533
dram[14]:       3781      3963      3743      3675      3498      3774      3667      3631      3674      3605      3829      3790      3779      4043      3746      3885
dram[15]:       3741      3721      3712      3785      3581      3588      3648      3558      3659      3538      3533      3711      3624      3612      3521      3823
dram[16]:       3915      3755      3572      3766      4046      3714      3529      3601      4153      3684      3654      3570      3681      3865      3556      3824
dram[17]:       3824      3800      3593      3738      3570      3375      3644      3570      3759      3395      3505      3452      3454      3494      3755      3960
dram[18]:       3640      3783      3672      3560      3702      3400      3358      3531      3363      3447      3826      3382      3609      3400      3455      3880
dram[19]:       3658      3563      3500      3593      3684      3503      3814      3725      3702      3507      3663      3600      3636      3964      3476      3927
dram[20]:       3405      3328      3288      3234      3229      3493      3168      3428      3489      3168      3060      3373      3406      3517      3188      3463
dram[21]:       3582      3871      3828      3599      3708      3721      3763      3509      3746      3885      3791      3465      3729      3679      3962      3860
dram[22]:       3771      3688      3781      3937      3915      4008      3820      3858      3869      3865      3946      3963      3990      4175      4099      3786
dram[23]:       4424      4963      4617      4362      4321      4370      4563      4407      4463      4670      4349      4324      4583      4393      4493      4554
dram[24]:       3814      4050      3791      4236      3935      3814      3711      3821      3828      3980      3839      3689      3813      3782      3798      3990
dram[25]:       4248      4516      3971      4426      4268      4133      4413      4193      4263      4264      4070      4422      4176      4195      4096      4136
dram[26]:       4040      3973      4132      4139      4184      4076      4054      4007      4271      4159      4078      4380      4114      4277      4212      4489
dram[27]:       3917      4042      3806      3986      3907      4022      3780      3737      3979      3804      3978      3983      4001      3870      4018      4105
dram[28]:       4246      4189      3858      3999      4009      4046      3807      3901      4429      3878      4125      4050      4071      3859      3881      4180
dram[29]:       3912      4141      3862      4410      4207      4309      4160      4141      3968      4374      4273      4073      4131      3994      3992      4189
dram[30]:       4566      4175      3837      4161      3993      4108      3876      4013      3735      3776      3903      3908      4064      3919      4025      4192
dram[31]:       4194      4025      3794      3855      3953      3815      3957      3682      3772      3799      3812      3782      3893      3641      4422      3764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117084 n_act=11769 n_pre=11753 n_ref_event=0 n_req=42228 n_rd=40326 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2758
n_activity=93815 dram_eff=0.5109
bk0: 2533a 135663i bk1: 2525a 136255i bk2: 2543a 135108i bk3: 2510a 135195i bk4: 2474a 136490i bk5: 2477a 136132i bk6: 2541a 135571i bk7: 2511a 137574i bk8: 2534a 136823i bk9: 2526a 136394i bk10: 2530a 137447i bk11: 2542a 136708i bk12: 2527a 135142i bk13: 2516a 137519i bk14: 2515a 137481i bk15: 2522a 138009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721299
Row_Buffer_Locality_read = 0.739944
Row_Buffer_Locality_write = 0.325973
Bank_Level_Parallism = 7.276400
Bank_Level_Parallism_Col = 4.902047
Bank_Level_Parallism_Ready = 2.223599
write_to_read_ratio_blp_rw_average = 0.269597
GrpLevelPara = 2.723603 

BW Util details:
bwutil = 0.275793 
total_CMD = 173804 
util_bw = 47934 
Wasted_Col = 32858 
Wasted_Row = 7106 
Idle = 85906 

BW Util Bottlenecks: 
RCDc_limit = 43850 
RCDWRc_limit = 5165 
WTRc_limit = 11667 
RTWc_limit = 43514 
CCDLc_limit = 20624 
rwq = 0 
CCDLc_limit_alone = 15413 
WTRc_limit_alone = 10414 
RTWc_limit_alone = 39556 

Commands details: 
total_CMD = 173804 
n_nop = 117084 
Read = 40326 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11769 
n_pre = 11753 
n_ref = 0 
n_req = 42228 
total_req = 47934 

Dual Bus Interface Util: 
issued_total_row = 23522 
issued_total_col = 47934 
Row_Bus_Util =  0.135336 
CoL_Bus_Util = 0.275793 
Either_Row_CoL_Bus_Util = 0.326345 
Issued_on_Two_Bus_Simul_Util = 0.084785 
issued_two_Eff = 0.259803 
queue_avg = 17.165548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117156 n_act=11800 n_pre=11784 n_ref_event=0 n_req=42152 n_rd=40252 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2753
n_activity=93701 dram_eff=0.5107
bk0: 2526a 135501i bk1: 2512a 134850i bk2: 2519a 136365i bk3: 2517a 135413i bk4: 2463a 136346i bk5: 2473a 135499i bk6: 2532a 136403i bk7: 2505a 134386i bk8: 2544a 135659i bk9: 2514a 135920i bk10: 2539a 135745i bk11: 2527a 136282i bk12: 2536a 138093i bk13: 2524a 137105i bk14: 2499a 137703i bk15: 2522a 137197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720061
Row_Buffer_Locality_read = 0.738572
Row_Buffer_Locality_write = 0.327895
Bank_Level_Parallism = 7.347800
Bank_Level_Parallism_Col = 4.926100
Bank_Level_Parallism_Ready = 2.208393
write_to_read_ratio_blp_rw_average = 0.274590
GrpLevelPara = 2.727371 

BW Util details:
bwutil = 0.275322 
total_CMD = 173804 
util_bw = 47852 
Wasted_Col = 32881 
Wasted_Row = 6987 
Idle = 86084 

BW Util Bottlenecks: 
RCDc_limit = 43973 
RCDWRc_limit = 5084 
WTRc_limit = 12011 
RTWc_limit = 43045 
CCDLc_limit = 21003 
rwq = 0 
CCDLc_limit_alone = 16100 
WTRc_limit_alone = 10869 
RTWc_limit_alone = 39284 

Commands details: 
total_CMD = 173804 
n_nop = 117156 
Read = 40252 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11800 
n_pre = 11784 
n_ref = 0 
n_req = 42152 
total_req = 47852 

Dual Bus Interface Util: 
issued_total_row = 23584 
issued_total_col = 47852 
Row_Bus_Util =  0.135693 
CoL_Bus_Util = 0.275322 
Either_Row_CoL_Bus_Util = 0.325930 
Issued_on_Two_Bus_Simul_Util = 0.085084 
issued_two_Eff = 0.261051 
queue_avg = 17.414598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117400 n_act=11751 n_pre=11735 n_ref_event=0 n_req=42116 n_rd=40221 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.275
n_activity=93575 dram_eff=0.5108
bk0: 2514a 135433i bk1: 2523a 135907i bk2: 2523a 135322i bk3: 2519a 135172i bk4: 2464a 135830i bk5: 2487a 135571i bk6: 2510a 137284i bk7: 2521a 135841i bk8: 2521a 135761i bk9: 2534a 136136i bk10: 2524a 136188i bk11: 2524a 137255i bk12: 2533a 136509i bk13: 2523a 135936i bk14: 2505a 137497i bk15: 2496a 137463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720985
Row_Buffer_Locality_read = 0.739092
Row_Buffer_Locality_write = 0.336675
Bank_Level_Parallism = 7.352270
Bank_Level_Parallism_Col = 4.968718
Bank_Level_Parallism_Ready = 2.180289
write_to_read_ratio_blp_rw_average = 0.273739
GrpLevelPara = 2.747739 

BW Util details:
bwutil = 0.275028 
total_CMD = 173804 
util_bw = 47801 
Wasted_Col = 32351 
Wasted_Row = 7423 
Idle = 86229 

BW Util Bottlenecks: 
RCDc_limit = 43188 
RCDWRc_limit = 5227 
WTRc_limit = 11091 
RTWc_limit = 46927 
CCDLc_limit = 20777 
rwq = 0 
CCDLc_limit_alone = 15428 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 42660 

Commands details: 
total_CMD = 173804 
n_nop = 117400 
Read = 40221 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11751 
n_pre = 11735 
n_ref = 0 
n_req = 42116 
total_req = 47801 

Dual Bus Interface Util: 
issued_total_row = 23486 
issued_total_col = 47801 
Row_Bus_Util =  0.135129 
CoL_Bus_Util = 0.275028 
Either_Row_CoL_Bus_Util = 0.324526 
Issued_on_Two_Bus_Simul_Util = 0.085631 
issued_two_Eff = 0.263864 
queue_avg = 17.319883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117105 n_act=11938 n_pre=11922 n_ref_event=0 n_req=42144 n_rd=40244 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2753
n_activity=93810 dram_eff=0.51
bk0: 2526a 134613i bk1: 2534a 136286i bk2: 2532a 136273i bk3: 2519a 135444i bk4: 2477a 135355i bk5: 2468a 135299i bk6: 2514a 134297i bk7: 2517a 135824i bk8: 2503a 136738i bk9: 2516a 137576i bk10: 2516a 137162i bk11: 2540a 136310i bk12: 2520a 136777i bk13: 2525a 135374i bk14: 2531a 137470i bk15: 2506a 137651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716733
Row_Buffer_Locality_read = 0.735812
Row_Buffer_Locality_write = 0.312632
Bank_Level_Parallism = 7.343477
Bank_Level_Parallism_Col = 4.899358
Bank_Level_Parallism_Ready = 2.201864
write_to_read_ratio_blp_rw_average = 0.264932
GrpLevelPara = 2.719559 

BW Util details:
bwutil = 0.275276 
total_CMD = 173804 
util_bw = 47844 
Wasted_Col = 32716 
Wasted_Row = 7213 
Idle = 86031 

BW Util Bottlenecks: 
RCDc_limit = 44343 
RCDWRc_limit = 5397 
WTRc_limit = 10807 
RTWc_limit = 43090 
CCDLc_limit = 20441 
rwq = 0 
CCDLc_limit_alone = 15568 
WTRc_limit_alone = 9781 
RTWc_limit_alone = 39243 

Commands details: 
total_CMD = 173804 
n_nop = 117105 
Read = 40244 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11938 
n_pre = 11922 
n_ref = 0 
n_req = 42144 
total_req = 47844 

Dual Bus Interface Util: 
issued_total_row = 23860 
issued_total_col = 47844 
Row_Bus_Util =  0.137281 
CoL_Bus_Util = 0.275276 
Either_Row_CoL_Bus_Util = 0.326224 
Issued_on_Two_Bus_Simul_Util = 0.086333 
issued_two_Eff = 0.264643 
queue_avg = 17.268578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2686
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117257 n_act=11840 n_pre=11824 n_ref_event=0 n_req=42127 n_rd=40233 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2751
n_activity=93553 dram_eff=0.511
bk0: 2517a 135525i bk1: 2512a 136145i bk2: 2523a 134812i bk3: 2525a 135030i bk4: 2465a 135759i bk5: 2480a 136189i bk6: 2511a 136354i bk7: 2518a 134428i bk8: 2547a 136445i bk9: 2505a 137152i bk10: 2538a 136471i bk11: 2518a 137368i bk12: 2527a 138566i bk13: 2540a 136959i bk14: 2502a 137069i bk15: 2505a 137910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718945
Row_Buffer_Locality_read = 0.737504
Row_Buffer_Locality_write = 0.324710
Bank_Level_Parallism = 7.326965
Bank_Level_Parallism_Col = 4.918174
Bank_Level_Parallism_Ready = 2.182330
write_to_read_ratio_blp_rw_average = 0.269904
GrpLevelPara = 2.743650 

BW Util details:
bwutil = 0.275074 
total_CMD = 173804 
util_bw = 47809 
Wasted_Col = 32246 
Wasted_Row = 7404 
Idle = 86345 

BW Util Bottlenecks: 
RCDc_limit = 43737 
RCDWRc_limit = 5191 
WTRc_limit = 10685 
RTWc_limit = 43302 
CCDLc_limit = 20409 
rwq = 0 
CCDLc_limit_alone = 15438 
WTRc_limit_alone = 9599 
RTWc_limit_alone = 39417 

Commands details: 
total_CMD = 173804 
n_nop = 117257 
Read = 40233 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11840 
n_pre = 11824 
n_ref = 0 
n_req = 42127 
total_req = 47809 

Dual Bus Interface Util: 
issued_total_row = 23664 
issued_total_col = 47809 
Row_Bus_Util =  0.136153 
CoL_Bus_Util = 0.275074 
Either_Row_CoL_Bus_Util = 0.325349 
Issued_on_Two_Bus_Simul_Util = 0.085878 
issued_two_Eff = 0.263957 
queue_avg = 17.110476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1105
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117136 n_act=11818 n_pre=11802 n_ref_event=0 n_req=42207 n_rd=40313 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2755
n_activity=93777 dram_eff=0.5107
bk0: 2534a 136365i bk1: 2515a 136238i bk2: 2526a 135669i bk3: 2525a 136787i bk4: 2476a 136550i bk5: 2486a 134572i bk6: 2512a 136986i bk7: 2536a 135114i bk8: 2529a 137323i bk9: 2520a 136631i bk10: 2539a 138058i bk11: 2531a 137039i bk12: 2536a 135636i bk13: 2520a 134930i bk14: 2502a 137187i bk15: 2526a 137595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719999
Row_Buffer_Locality_read = 0.738744
Row_Buffer_Locality_write = 0.321014
Bank_Level_Parallism = 7.297404
Bank_Level_Parallism_Col = 4.895949
Bank_Level_Parallism_Ready = 2.150243
write_to_read_ratio_blp_rw_average = 0.270287
GrpLevelPara = 2.728318 

BW Util details:
bwutil = 0.275535 
total_CMD = 173804 
util_bw = 47889 
Wasted_Col = 32609 
Wasted_Row = 7258 
Idle = 86048 

BW Util Bottlenecks: 
RCDc_limit = 43966 
RCDWRc_limit = 5232 
WTRc_limit = 11530 
RTWc_limit = 43873 
CCDLc_limit = 20333 
rwq = 0 
CCDLc_limit_alone = 15299 
WTRc_limit_alone = 10406 
RTWc_limit_alone = 39963 

Commands details: 
total_CMD = 173804 
n_nop = 117136 
Read = 40313 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11818 
n_pre = 11802 
n_ref = 0 
n_req = 42207 
total_req = 47889 

Dual Bus Interface Util: 
issued_total_row = 23620 
issued_total_col = 47889 
Row_Bus_Util =  0.135900 
CoL_Bus_Util = 0.275535 
Either_Row_CoL_Bus_Util = 0.326045 
Issued_on_Two_Bus_Simul_Util = 0.085389 
issued_two_Eff = 0.261894 
queue_avg = 17.370060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117167 n_act=11864 n_pre=11848 n_ref_event=0 n_req=42183 n_rd=40288 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2754
n_activity=92935 dram_eff=0.5151
bk0: 2522a 135593i bk1: 2518a 136656i bk2: 2519a 135534i bk3: 2524a 135851i bk4: 2472a 135509i bk5: 2482a 134435i bk6: 2510a 135721i bk7: 2513a 135585i bk8: 2520a 135776i bk9: 2537a 136100i bk10: 2540a 136814i bk11: 2528a 137368i bk12: 2528a 137029i bk13: 2536a 137110i bk14: 2524a 137895i bk15: 2515a 136803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718749
Row_Buffer_Locality_read = 0.737068
Row_Buffer_Locality_write = 0.329288
Bank_Level_Parallism = 7.356931
Bank_Level_Parallism_Col = 4.893268
Bank_Level_Parallism_Ready = 2.172077
write_to_read_ratio_blp_rw_average = 0.266678
GrpLevelPara = 2.722205 

BW Util details:
bwutil = 0.275414 
total_CMD = 173804 
util_bw = 47868 
Wasted_Col = 32697 
Wasted_Row = 6872 
Idle = 86367 

BW Util Bottlenecks: 
RCDc_limit = 44174 
RCDWRc_limit = 4981 
WTRc_limit = 11135 
RTWc_limit = 43008 
CCDLc_limit = 20592 
rwq = 0 
CCDLc_limit_alone = 15706 
WTRc_limit_alone = 10056 
RTWc_limit_alone = 39201 

Commands details: 
total_CMD = 173804 
n_nop = 117167 
Read = 40288 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11864 
n_pre = 11848 
n_ref = 0 
n_req = 42183 
total_req = 47868 

Dual Bus Interface Util: 
issued_total_row = 23712 
issued_total_col = 47868 
Row_Bus_Util =  0.136430 
CoL_Bus_Util = 0.275414 
Either_Row_CoL_Bus_Util = 0.325867 
Issued_on_Two_Bus_Simul_Util = 0.085976 
issued_two_Eff = 0.263838 
queue_avg = 17.251823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2518
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117164 n_act=11788 n_pre=11772 n_ref_event=0 n_req=42194 n_rd=40299 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2755
n_activity=93703 dram_eff=0.511
bk0: 2512a 135328i bk1: 2530a 135852i bk2: 2521a 136510i bk3: 2536a 135020i bk4: 2460a 137494i bk5: 2491a 136118i bk6: 2520a 136191i bk7: 2516a 136387i bk8: 2526a 137920i bk9: 2540a 137137i bk10: 2543a 136826i bk11: 2520a 137761i bk12: 2507a 138330i bk13: 2539a 137671i bk14: 2520a 136350i bk15: 2518a 136560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720624
Row_Buffer_Locality_read = 0.738902
Row_Buffer_Locality_write = 0.331926
Bank_Level_Parallism = 7.250114
Bank_Level_Parallism_Col = 4.863474
Bank_Level_Parallism_Ready = 2.172101
write_to_read_ratio_blp_rw_average = 0.261204
GrpLevelPara = 2.710925 

BW Util details:
bwutil = 0.275477 
total_CMD = 173804 
util_bw = 47879 
Wasted_Col = 32370 
Wasted_Row = 7419 
Idle = 86136 

BW Util Bottlenecks: 
RCDc_limit = 43598 
RCDWRc_limit = 5144 
WTRc_limit = 11953 
RTWc_limit = 41296 
CCDLc_limit = 20226 
rwq = 0 
CCDLc_limit_alone = 15509 
WTRc_limit_alone = 10994 
RTWc_limit_alone = 37538 

Commands details: 
total_CMD = 173804 
n_nop = 117164 
Read = 40299 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11788 
n_pre = 11772 
n_ref = 0 
n_req = 42194 
total_req = 47879 

Dual Bus Interface Util: 
issued_total_row = 23560 
issued_total_col = 47879 
Row_Bus_Util =  0.135555 
CoL_Bus_Util = 0.275477 
Either_Row_CoL_Bus_Util = 0.325884 
Issued_on_Two_Bus_Simul_Util = 0.085148 
issued_two_Eff = 0.261282 
queue_avg = 16.953556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117178 n_act=11842 n_pre=11826 n_ref_event=0 n_req=42194 n_rd=40302 n_rd_L2_A=0 n_write=0 n_wr_bk=7568 bw_util=0.2754
n_activity=93052 dram_eff=0.5144
bk0: 2523a 136874i bk1: 2522a 136174i bk2: 2514a 136019i bk3: 2528a 136615i bk4: 2464a 136356i bk5: 2488a 135265i bk6: 2525a 136062i bk7: 2535a 134692i bk8: 2518a 137520i bk9: 2520a 137836i bk10: 2542a 136943i bk11: 2527a 136084i bk12: 2519a 135088i bk13: 2545a 137128i bk14: 2527a 137788i bk15: 2505a 137179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719344
Row_Buffer_Locality_read = 0.738375
Row_Buffer_Locality_write = 0.313953
Bank_Level_Parallism = 7.322725
Bank_Level_Parallism_Col = 4.870888
Bank_Level_Parallism_Ready = 2.161751
write_to_read_ratio_blp_rw_average = 0.263681
GrpLevelPara = 2.712872 

BW Util details:
bwutil = 0.275425 
total_CMD = 173804 
util_bw = 47870 
Wasted_Col = 32536 
Wasted_Row = 6916 
Idle = 86482 

BW Util Bottlenecks: 
RCDc_limit = 43963 
RCDWRc_limit = 5226 
WTRc_limit = 12401 
RTWc_limit = 41952 
CCDLc_limit = 20605 
rwq = 0 
CCDLc_limit_alone = 15797 
WTRc_limit_alone = 11268 
RTWc_limit_alone = 38277 

Commands details: 
total_CMD = 173804 
n_nop = 117178 
Read = 40302 
Write = 0 
L2_Alloc = 0 
L2_WB = 7568 
n_act = 11842 
n_pre = 11826 
n_ref = 0 
n_req = 42194 
total_req = 47870 

Dual Bus Interface Util: 
issued_total_row = 23668 
issued_total_col = 47870 
Row_Bus_Util =  0.136176 
CoL_Bus_Util = 0.275425 
Either_Row_CoL_Bus_Util = 0.325804 
Issued_on_Two_Bus_Simul_Util = 0.085798 
issued_two_Eff = 0.263342 
queue_avg = 17.179731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117287 n_act=11740 n_pre=11724 n_ref_event=0 n_req=42179 n_rd=40280 n_rd_L2_A=0 n_write=0 n_wr_bk=7596 bw_util=0.2755
n_activity=93025 dram_eff=0.5147
bk0: 2514a 136271i bk1: 2537a 136447i bk2: 2517a 134326i bk3: 2534a 133925i bk4: 2473a 136161i bk5: 2472a 136004i bk6: 2509a 137361i bk7: 2526a 135913i bk8: 2540a 137077i bk9: 2536a 136738i bk10: 2530a 136657i bk11: 2529a 136481i bk12: 2524a 137991i bk13: 2523a 138017i bk14: 2513a 137951i bk15: 2503a 137358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721662
Row_Buffer_Locality_read = 0.740889
Row_Buffer_Locality_write = 0.313849
Bank_Level_Parallism = 7.308296
Bank_Level_Parallism_Col = 4.904551
Bank_Level_Parallism_Ready = 2.156634
write_to_read_ratio_blp_rw_average = 0.275141
GrpLevelPara = 2.729360 

BW Util details:
bwutil = 0.275460 
total_CMD = 173804 
util_bw = 47876 
Wasted_Col = 32702 
Wasted_Row = 6770 
Idle = 86456 

BW Util Bottlenecks: 
RCDc_limit = 43262 
RCDWRc_limit = 5237 
WTRc_limit = 11055 
RTWc_limit = 44354 
CCDLc_limit = 20275 
rwq = 0 
CCDLc_limit_alone = 15438 
WTRc_limit_alone = 10051 
RTWc_limit_alone = 40521 

Commands details: 
total_CMD = 173804 
n_nop = 117287 
Read = 40280 
Write = 0 
L2_Alloc = 0 
L2_WB = 7596 
n_act = 11740 
n_pre = 11724 
n_ref = 0 
n_req = 42179 
total_req = 47876 

Dual Bus Interface Util: 
issued_total_row = 23464 
issued_total_col = 47876 
Row_Bus_Util =  0.135003 
CoL_Bus_Util = 0.275460 
Either_Row_CoL_Bus_Util = 0.325177 
Issued_on_Two_Bus_Simul_Util = 0.085286 
issued_two_Eff = 0.262275 
queue_avg = 17.289948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2899
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117284 n_act=11795 n_pre=11779 n_ref_event=0 n_req=42152 n_rd=40257 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2752
n_activity=94160 dram_eff=0.508
bk0: 2530a 136490i bk1: 2517a 137052i bk2: 2525a 134946i bk3: 2521a 133500i bk4: 2473a 135642i bk5: 2469a 135156i bk6: 2521a 136171i bk7: 2516a 136150i bk8: 2535a 136336i bk9: 2533a 135808i bk10: 2527a 136567i bk11: 2535a 137846i bk12: 2518a 136904i bk13: 2522a 138248i bk14: 2513a 137373i bk15: 2502a 136140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720179
Row_Buffer_Locality_read = 0.739598
Row_Buffer_Locality_write = 0.307652
Bank_Level_Parallism = 7.294889
Bank_Level_Parallism_Col = 4.916749
Bank_Level_Parallism_Ready = 2.165562
write_to_read_ratio_blp_rw_average = 0.273360
GrpLevelPara = 2.731092 

BW Util details:
bwutil = 0.275235 
total_CMD = 173804 
util_bw = 47837 
Wasted_Col = 32873 
Wasted_Row = 7391 
Idle = 85703 

BW Util Bottlenecks: 
RCDc_limit = 43820 
RCDWRc_limit = 5476 
WTRc_limit = 11204 
RTWc_limit = 45803 
CCDLc_limit = 20730 
rwq = 0 
CCDLc_limit_alone = 15633 
WTRc_limit_alone = 10104 
RTWc_limit_alone = 41806 

Commands details: 
total_CMD = 173804 
n_nop = 117284 
Read = 40257 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11795 
n_pre = 11779 
n_ref = 0 
n_req = 42152 
total_req = 47837 

Dual Bus Interface Util: 
issued_total_row = 23574 
issued_total_col = 47837 
Row_Bus_Util =  0.135636 
CoL_Bus_Util = 0.275235 
Either_Row_CoL_Bus_Util = 0.325194 
Issued_on_Two_Bus_Simul_Util = 0.085677 
issued_two_Eff = 0.263464 
queue_avg = 17.433643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4336
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117385 n_act=11699 n_pre=11683 n_ref_event=0 n_req=42076 n_rd=40193 n_rd_L2_A=0 n_write=0 n_wr_bk=7532 bw_util=0.2746
n_activity=93688 dram_eff=0.5094
bk0: 2510a 137248i bk1: 2512a 136229i bk2: 2520a 136279i bk3: 2525a 135602i bk4: 2459a 136877i bk5: 2463a 134171i bk6: 2531a 136991i bk7: 2509a 134130i bk8: 2528a 136680i bk9: 2509a 138769i bk10: 2538a 137116i bk11: 2520a 136989i bk12: 2526a 138341i bk13: 2529a 137418i bk14: 2497a 137135i bk15: 2517a 137011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721956
Row_Buffer_Locality_read = 0.740278
Row_Buffer_Locality_write = 0.330855
Bank_Level_Parallism = 7.235054
Bank_Level_Parallism_Col = 4.864804
Bank_Level_Parallism_Ready = 2.181205
write_to_read_ratio_blp_rw_average = 0.269241
GrpLevelPara = 2.692872 

BW Util details:
bwutil = 0.274591 
total_CMD = 173804 
util_bw = 47725 
Wasted_Col = 32923 
Wasted_Row = 7251 
Idle = 85905 

BW Util Bottlenecks: 
RCDc_limit = 43345 
RCDWRc_limit = 5302 
WTRc_limit = 10542 
RTWc_limit = 43419 
CCDLc_limit = 20606 
rwq = 0 
CCDLc_limit_alone = 15647 
WTRc_limit_alone = 9451 
RTWc_limit_alone = 39551 

Commands details: 
total_CMD = 173804 
n_nop = 117385 
Read = 40193 
Write = 0 
L2_Alloc = 0 
L2_WB = 7532 
n_act = 11699 
n_pre = 11683 
n_ref = 0 
n_req = 42076 
total_req = 47725 

Dual Bus Interface Util: 
issued_total_row = 23382 
issued_total_col = 47725 
Row_Bus_Util =  0.134531 
CoL_Bus_Util = 0.274591 
Either_Row_CoL_Bus_Util = 0.324613 
Issued_on_Two_Bus_Simul_Util = 0.084509 
issued_two_Eff = 0.260338 
queue_avg = 16.857609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8576
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117166 n_act=11817 n_pre=11801 n_ref_event=0 n_req=42122 n_rd=40232 n_rd_L2_A=0 n_write=0 n_wr_bk=7560 bw_util=0.275
n_activity=93409 dram_eff=0.5116
bk0: 2532a 136434i bk1: 2527a 136270i bk2: 2515a 136007i bk3: 2523a 135224i bk4: 2459a 136846i bk5: 2476a 136187i bk6: 2517a 137837i bk7: 2499a 136072i bk8: 2514a 137726i bk9: 2544a 136082i bk10: 2526a 136393i bk11: 2531a 137163i bk12: 2531a 137027i bk13: 2514a 137219i bk14: 2517a 136152i bk15: 2507a 138837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719458
Row_Buffer_Locality_read = 0.737945
Row_Buffer_Locality_write = 0.325926
Bank_Level_Parallism = 7.270699
Bank_Level_Parallism_Col = 4.835498
Bank_Level_Parallism_Ready = 2.169840
write_to_read_ratio_blp_rw_average = 0.261567
GrpLevelPara = 2.700133 

BW Util details:
bwutil = 0.274976 
total_CMD = 173804 
util_bw = 47792 
Wasted_Col = 32766 
Wasted_Row = 6849 
Idle = 86397 

BW Util Bottlenecks: 
RCDc_limit = 43743 
RCDWRc_limit = 5172 
WTRc_limit = 11808 
RTWc_limit = 41182 
CCDLc_limit = 20278 
rwq = 0 
CCDLc_limit_alone = 15445 
WTRc_limit_alone = 10638 
RTWc_limit_alone = 37519 

Commands details: 
total_CMD = 173804 
n_nop = 117166 
Read = 40232 
Write = 0 
L2_Alloc = 0 
L2_WB = 7560 
n_act = 11817 
n_pre = 11801 
n_ref = 0 
n_req = 42122 
total_req = 47792 

Dual Bus Interface Util: 
issued_total_row = 23618 
issued_total_col = 47792 
Row_Bus_Util =  0.135889 
CoL_Bus_Util = 0.274976 
Either_Row_CoL_Bus_Util = 0.325873 
Issued_on_Two_Bus_Simul_Util = 0.084992 
issued_two_Eff = 0.260814 
queue_avg = 16.590487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5905
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117461 n_act=11721 n_pre=11705 n_ref_event=0 n_req=42120 n_rd=40227 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.275
n_activity=93720 dram_eff=0.51
bk0: 2518a 138139i bk1: 2527a 135166i bk2: 2526a 135226i bk3: 2513a 135930i bk4: 2475a 137479i bk5: 2463a 136318i bk6: 2519a 136183i bk7: 2513a 135228i bk8: 2520a 138036i bk9: 2522a 137138i bk10: 2527a 137024i bk11: 2530a 136480i bk12: 2527a 138145i bk13: 2528a 137339i bk14: 2512a 136727i bk15: 2507a 137019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721724
Row_Buffer_Locality_read = 0.739926
Row_Buffer_Locality_write = 0.334918
Bank_Level_Parallism = 7.218483
Bank_Level_Parallism_Col = 4.849110
Bank_Level_Parallism_Ready = 2.195255
write_to_read_ratio_blp_rw_average = 0.267436
GrpLevelPara = 2.705506 

BW Util details:
bwutil = 0.275017 
total_CMD = 173804 
util_bw = 47799 
Wasted_Col = 33001 
Wasted_Row = 7225 
Idle = 85779 

BW Util Bottlenecks: 
RCDc_limit = 43343 
RCDWRc_limit = 5108 
WTRc_limit = 11826 
RTWc_limit = 43291 
CCDLc_limit = 20445 
rwq = 0 
CCDLc_limit_alone = 15292 
WTRc_limit_alone = 10747 
RTWc_limit_alone = 39217 

Commands details: 
total_CMD = 173804 
n_nop = 117461 
Read = 40227 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11721 
n_pre = 11705 
n_ref = 0 
n_req = 42120 
total_req = 47799 

Dual Bus Interface Util: 
issued_total_row = 23426 
issued_total_col = 47799 
Row_Bus_Util =  0.134784 
CoL_Bus_Util = 0.275017 
Either_Row_CoL_Bus_Util = 0.324176 
Issued_on_Two_Bus_Simul_Util = 0.085625 
issued_two_Eff = 0.264132 
queue_avg = 17.003056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0031
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117330 n_act=11781 n_pre=11765 n_ref_event=0 n_req=42166 n_rd=40271 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2753
n_activity=93652 dram_eff=0.5109
bk0: 2515a 137591i bk1: 2521a 136156i bk2: 2539a 136109i bk3: 2525a 136274i bk4: 2463a 137132i bk5: 2471a 134819i bk6: 2521a 134904i bk7: 2506a 136513i bk8: 2534a 135794i bk9: 2517a 138672i bk10: 2532a 136427i bk11: 2536a 136910i bk12: 2527a 136443i bk13: 2532a 137618i bk14: 2508a 137857i bk15: 2524a 137378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720604
Row_Buffer_Locality_read = 0.737777
Row_Buffer_Locality_write = 0.355673
Bank_Level_Parallism = 7.260161
Bank_Level_Parallism_Col = 4.861019
Bank_Level_Parallism_Ready = 2.132244
write_to_read_ratio_blp_rw_average = 0.272395
GrpLevelPara = 2.722627 

BW Util details:
bwutil = 0.275316 
total_CMD = 173804 
util_bw = 47851 
Wasted_Col = 32705 
Wasted_Row = 7105 
Idle = 86143 

BW Util Bottlenecks: 
RCDc_limit = 44192 
RCDWRc_limit = 4670 
WTRc_limit = 11599 
RTWc_limit = 41983 
CCDLc_limit = 20614 
rwq = 0 
CCDLc_limit_alone = 15977 
WTRc_limit_alone = 10538 
RTWc_limit_alone = 38407 

Commands details: 
total_CMD = 173804 
n_nop = 117330 
Read = 40271 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11781 
n_pre = 11765 
n_ref = 0 
n_req = 42166 
total_req = 47851 

Dual Bus Interface Util: 
issued_total_row = 23546 
issued_total_col = 47851 
Row_Bus_Util =  0.135474 
CoL_Bus_Util = 0.275316 
Either_Row_CoL_Bus_Util = 0.324929 
Issued_on_Two_Bus_Simul_Util = 0.085861 
issued_two_Eff = 0.264245 
queue_avg = 17.485035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.485
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117295 n_act=11792 n_pre=11776 n_ref_event=0 n_req=42148 n_rd=40253 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2752
n_activity=92968 dram_eff=0.5145
bk0: 2528a 135990i bk1: 2522a 135973i bk2: 2529a 136192i bk3: 2514a 135136i bk4: 2481a 135966i bk5: 2464a 136305i bk6: 2517a 136170i bk7: 2520a 134596i bk8: 2523a 136419i bk9: 2519a 138472i bk10: 2531a 136758i bk11: 2540a 135267i bk12: 2518a 136255i bk13: 2527a 136592i bk14: 2500a 137636i bk15: 2520a 136765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720224
Row_Buffer_Locality_read = 0.738504
Row_Buffer_Locality_write = 0.331926
Bank_Level_Parallism = 7.362523
Bank_Level_Parallism_Col = 4.959034
Bank_Level_Parallism_Ready = 2.185458
write_to_read_ratio_blp_rw_average = 0.270346
GrpLevelPara = 2.740972 

BW Util details:
bwutil = 0.275212 
total_CMD = 173804 
util_bw = 47833 
Wasted_Col = 32284 
Wasted_Row = 7152 
Idle = 86535 

BW Util Bottlenecks: 
RCDc_limit = 43406 
RCDWRc_limit = 5154 
WTRc_limit = 11107 
RTWc_limit = 45125 
CCDLc_limit = 20610 
rwq = 0 
CCDLc_limit_alone = 15655 
WTRc_limit_alone = 10155 
RTWc_limit_alone = 41122 

Commands details: 
total_CMD = 173804 
n_nop = 117295 
Read = 40253 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11792 
n_pre = 11776 
n_ref = 0 
n_req = 42148 
total_req = 47833 

Dual Bus Interface Util: 
issued_total_row = 23568 
issued_total_col = 47833 
Row_Bus_Util =  0.135601 
CoL_Bus_Util = 0.275212 
Either_Row_CoL_Bus_Util = 0.325131 
Issued_on_Two_Bus_Simul_Util = 0.085683 
issued_two_Eff = 0.263533 
queue_avg = 17.287819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2878
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117423 n_act=11779 n_pre=11763 n_ref_event=0 n_req=42116 n_rd=40221 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.275
n_activity=93057 dram_eff=0.5137
bk0: 2515a 135987i bk1: 2519a 137397i bk2: 2525a 137241i bk3: 2517a 135964i bk4: 2471a 135396i bk5: 2469a 136469i bk6: 2513a 136168i bk7: 2522a 134458i bk8: 2524a 135776i bk9: 2530a 136775i bk10: 2524a 137475i bk11: 2535a 137166i bk12: 2526a 137148i bk13: 2525a 137731i bk14: 2494a 136672i bk15: 2512a 137273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720320
Row_Buffer_Locality_read = 0.737948
Row_Buffer_Locality_write = 0.346174
Bank_Level_Parallism = 7.306051
Bank_Level_Parallism_Col = 4.898712
Bank_Level_Parallism_Ready = 2.182465
write_to_read_ratio_blp_rw_average = 0.264617
GrpLevelPara = 2.718378 

BW Util details:
bwutil = 0.275028 
total_CMD = 173804 
util_bw = 47801 
Wasted_Col = 32415 
Wasted_Row = 7093 
Idle = 86495 

BW Util Bottlenecks: 
RCDc_limit = 43427 
RCDWRc_limit = 5067 
WTRc_limit = 11746 
RTWc_limit = 42678 
CCDLc_limit = 20567 
rwq = 0 
CCDLc_limit_alone = 15639 
WTRc_limit_alone = 10548 
RTWc_limit_alone = 38948 

Commands details: 
total_CMD = 173804 
n_nop = 117423 
Read = 40221 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11779 
n_pre = 11763 
n_ref = 0 
n_req = 42116 
total_req = 47801 

Dual Bus Interface Util: 
issued_total_row = 23542 
issued_total_col = 47801 
Row_Bus_Util =  0.135451 
CoL_Bus_Util = 0.275028 
Either_Row_CoL_Bus_Util = 0.324394 
Issued_on_Two_Bus_Simul_Util = 0.086085 
issued_two_Eff = 0.265373 
queue_avg = 17.069969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.07
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117307 n_act=11813 n_pre=11797 n_ref_event=0 n_req=42119 n_rd=40218 n_rd_L2_A=0 n_write=0 n_wr_bk=7604 bw_util=0.2751
n_activity=93076 dram_eff=0.5138
bk0: 2537a 136043i bk1: 2524a 136631i bk2: 2534a 135710i bk3: 2503a 135526i bk4: 2481a 137354i bk5: 2471a 137172i bk6: 2501a 136700i bk7: 2513a 134841i bk8: 2531a 136835i bk9: 2516a 137038i bk10: 2516a 137571i bk11: 2533a 137215i bk12: 2521a 138370i bk13: 2516a 136523i bk14: 2505a 136697i bk15: 2516a 137045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719533
Row_Buffer_Locality_read = 0.737033
Row_Buffer_Locality_write = 0.349290
Bank_Level_Parallism = 7.272511
Bank_Level_Parallism_Col = 4.856184
Bank_Level_Parallism_Ready = 2.148258
write_to_read_ratio_blp_rw_average = 0.266800
GrpLevelPara = 2.716165 

BW Util details:
bwutil = 0.275149 
total_CMD = 173804 
util_bw = 47822 
Wasted_Col = 32441 
Wasted_Row = 7150 
Idle = 86391 

BW Util Bottlenecks: 
RCDc_limit = 43830 
RCDWRc_limit = 4986 
WTRc_limit = 11558 
RTWc_limit = 41627 
CCDLc_limit = 20642 
rwq = 0 
CCDLc_limit_alone = 15673 
WTRc_limit_alone = 10375 
RTWc_limit_alone = 37841 

Commands details: 
total_CMD = 173804 
n_nop = 117307 
Read = 40218 
Write = 0 
L2_Alloc = 0 
L2_WB = 7604 
n_act = 11813 
n_pre = 11797 
n_ref = 0 
n_req = 42119 
total_req = 47822 

Dual Bus Interface Util: 
issued_total_row = 23610 
issued_total_col = 47822 
Row_Bus_Util =  0.135843 
CoL_Bus_Util = 0.275149 
Either_Row_CoL_Bus_Util = 0.325062 
Issued_on_Two_Bus_Simul_Util = 0.085930 
issued_two_Eff = 0.264350 
queue_avg = 16.862413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8624
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117317 n_act=11774 n_pre=11758 n_ref_event=0 n_req=42148 n_rd=40246 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2753
n_activity=93757 dram_eff=0.5104
bk0: 2532a 136349i bk1: 2522a 136195i bk2: 2518a 135459i bk3: 2516a 134092i bk4: 2464a 137261i bk5: 2475a 137445i bk6: 2514a 136402i bk7: 2520a 135612i bk8: 2526a 137405i bk9: 2525a 137212i bk10: 2530a 137330i bk11: 2528a 138349i bk12: 2514a 138142i bk13: 2529a 137125i bk14: 2520a 137295i bk15: 2513a 136219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720651
Row_Buffer_Locality_read = 0.738558
Row_Buffer_Locality_write = 0.341746
Bank_Level_Parallism = 7.239980
Bank_Level_Parallism_Col = 4.818027
Bank_Level_Parallism_Ready = 2.161324
write_to_read_ratio_blp_rw_average = 0.262641
GrpLevelPara = 2.705888 

BW Util details:
bwutil = 0.275333 
total_CMD = 173804 
util_bw = 47854 
Wasted_Col = 32589 
Wasted_Row = 7281 
Idle = 86080 

BW Util Bottlenecks: 
RCDc_limit = 43485 
RCDWRc_limit = 5207 
WTRc_limit = 11888 
RTWc_limit = 40900 
CCDLc_limit = 20495 
rwq = 0 
CCDLc_limit_alone = 15737 
WTRc_limit_alone = 10720 
RTWc_limit_alone = 37310 

Commands details: 
total_CMD = 173804 
n_nop = 117317 
Read = 40246 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11774 
n_pre = 11758 
n_ref = 0 
n_req = 42148 
total_req = 47854 

Dual Bus Interface Util: 
issued_total_row = 23532 
issued_total_col = 47854 
Row_Bus_Util =  0.135394 
CoL_Bus_Util = 0.275333 
Either_Row_CoL_Bus_Util = 0.325004 
Issued_on_Two_Bus_Simul_Util = 0.085723 
issued_two_Eff = 0.263760 
queue_avg = 16.987974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.988
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117448 n_act=11743 n_pre=11727 n_ref_event=0 n_req=42158 n_rd=40258 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2754
n_activity=93093 dram_eff=0.5141
bk0: 2524a 136925i bk1: 2521a 137012i bk2: 2514a 136659i bk3: 2534a 136042i bk4: 2451a 136614i bk5: 2483a 136775i bk6: 2529a 135289i bk7: 2514a 135218i bk8: 2519a 135948i bk9: 2537a 137959i bk10: 2528a 136908i bk11: 2534a 137906i bk12: 2514a 137445i bk13: 2529a 135904i bk14: 2517a 138013i bk15: 2510a 138403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721453
Row_Buffer_Locality_read = 0.739133
Row_Buffer_Locality_write = 0.346842
Bank_Level_Parallism = 7.254193
Bank_Level_Parallism_Col = 4.844073
Bank_Level_Parallism_Ready = 2.175791
write_to_read_ratio_blp_rw_average = 0.263707
GrpLevelPara = 2.711926 

BW Util details:
bwutil = 0.275356 
total_CMD = 173804 
util_bw = 47858 
Wasted_Col = 32488 
Wasted_Row = 7052 
Idle = 86406 

BW Util Bottlenecks: 
RCDc_limit = 42989 
RCDWRc_limit = 5113 
WTRc_limit = 11547 
RTWc_limit = 40900 
CCDLc_limit = 20312 
rwq = 0 
CCDLc_limit_alone = 15344 
WTRc_limit_alone = 10428 
RTWc_limit_alone = 37051 

Commands details: 
total_CMD = 173804 
n_nop = 117448 
Read = 40258 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11743 
n_pre = 11727 
n_ref = 0 
n_req = 42158 
total_req = 47858 

Dual Bus Interface Util: 
issued_total_row = 23470 
issued_total_col = 47858 
Row_Bus_Util =  0.135037 
CoL_Bus_Util = 0.275356 
Either_Row_CoL_Bus_Util = 0.324250 
Issued_on_Two_Bus_Simul_Util = 0.086143 
issued_two_Eff = 0.265668 
queue_avg = 17.007002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.007
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117312 n_act=11793 n_pre=11777 n_ref_event=0 n_req=42172 n_rd=40272 n_rd_L2_A=0 n_write=0 n_wr_bk=7600 bw_util=0.2754
n_activity=93430 dram_eff=0.5124
bk0: 2518a 136553i bk1: 2533a 137227i bk2: 2518a 135202i bk3: 2518a 135895i bk4: 2478a 136662i bk5: 2473a 136583i bk6: 2511a 134194i bk7: 2532a 135176i bk8: 2524a 136376i bk9: 2523a 137258i bk10: 2534a 137021i bk11: 2530a 137769i bk12: 2542a 137190i bk13: 2516a 137854i bk14: 2512a 136943i bk15: 2510a 137498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720360
Row_Buffer_Locality_read = 0.738106
Row_Buffer_Locality_write = 0.344211
Bank_Level_Parallism = 7.284760
Bank_Level_Parallism_Col = 4.887935
Bank_Level_Parallism_Ready = 2.227899
write_to_read_ratio_blp_rw_average = 0.260562
GrpLevelPara = 2.710356 

BW Util details:
bwutil = 0.275437 
total_CMD = 173804 
util_bw = 47872 
Wasted_Col = 32669 
Wasted_Row = 6989 
Idle = 86274 

BW Util Bottlenecks: 
RCDc_limit = 43661 
RCDWRc_limit = 5001 
WTRc_limit = 12220 
RTWc_limit = 40750 
CCDLc_limit = 20708 
rwq = 0 
CCDLc_limit_alone = 15784 
WTRc_limit_alone = 11113 
RTWc_limit_alone = 36933 

Commands details: 
total_CMD = 173804 
n_nop = 117312 
Read = 40272 
Write = 0 
L2_Alloc = 0 
L2_WB = 7600 
n_act = 11793 
n_pre = 11777 
n_ref = 0 
n_req = 42172 
total_req = 47872 

Dual Bus Interface Util: 
issued_total_row = 23570 
issued_total_col = 47872 
Row_Bus_Util =  0.135613 
CoL_Bus_Util = 0.275437 
Either_Row_CoL_Bus_Util = 0.325033 
Issued_on_Two_Bus_Simul_Util = 0.086016 
issued_two_Eff = 0.264639 
queue_avg = 16.706675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7067
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117279 n_act=11824 n_pre=11808 n_ref_event=0 n_req=42179 n_rd=40277 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2755
n_activity=93541 dram_eff=0.5119
bk0: 2513a 135948i bk1: 2531a 136207i bk2: 2530a 136660i bk3: 2526a 135176i bk4: 2478a 136370i bk5: 2462a 136776i bk6: 2518a 135223i bk7: 2510a 135662i bk8: 2538a 136410i bk9: 2511a 136965i bk10: 2538a 137615i bk11: 2532a 136847i bk12: 2532a 136099i bk13: 2519a 137849i bk14: 2515a 138068i bk15: 2524a 137519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719671
Row_Buffer_Locality_read = 0.738163
Row_Buffer_Locality_write = 0.328076
Bank_Level_Parallism = 7.298260
Bank_Level_Parallism_Col = 4.890855
Bank_Level_Parallism_Ready = 2.215057
write_to_read_ratio_blp_rw_average = 0.264237
GrpLevelPara = 2.726998 

BW Util details:
bwutil = 0.275512 
total_CMD = 173804 
util_bw = 47885 
Wasted_Col = 32354 
Wasted_Row = 7131 
Idle = 86434 

BW Util Bottlenecks: 
RCDc_limit = 43380 
RCDWRc_limit = 5253 
WTRc_limit = 11483 
RTWc_limit = 41099 
CCDLc_limit = 20208 
rwq = 0 
CCDLc_limit_alone = 15328 
WTRc_limit_alone = 10350 
RTWc_limit_alone = 37352 

Commands details: 
total_CMD = 173804 
n_nop = 117279 
Read = 40277 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11824 
n_pre = 11808 
n_ref = 0 
n_req = 42179 
total_req = 47885 

Dual Bus Interface Util: 
issued_total_row = 23632 
issued_total_col = 47885 
Row_Bus_Util =  0.135969 
CoL_Bus_Util = 0.275512 
Either_Row_CoL_Bus_Util = 0.325223 
Issued_on_Two_Bus_Simul_Util = 0.086258 
issued_two_Eff = 0.265228 
queue_avg = 16.755016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.755
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117404 n_act=11802 n_pre=11786 n_ref_event=0 n_req=42103 n_rd=40208 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.275
n_activity=92733 dram_eff=0.5153
bk0: 2529a 136299i bk1: 2519a 136901i bk2: 2521a 136174i bk3: 2524a 135836i bk4: 2470a 134646i bk5: 2475a 135966i bk6: 2531a 137322i bk7: 2513a 136398i bk8: 2517a 135773i bk9: 2524a 137712i bk10: 2532a 138087i bk11: 2526a 136314i bk12: 2522a 138497i bk13: 2514a 137725i bk14: 2500a 136498i bk15: 2491a 136180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719687
Row_Buffer_Locality_read = 0.737241
Row_Buffer_Locality_write = 0.347230
Bank_Level_Parallism = 7.303754
Bank_Level_Parallism_Col = 4.885954
Bank_Level_Parallism_Ready = 2.189859
write_to_read_ratio_blp_rw_average = 0.268469
GrpLevelPara = 2.735257 

BW Util details:
bwutil = 0.274953 
total_CMD = 173804 
util_bw = 47788 
Wasted_Col = 32314 
Wasted_Row = 7064 
Idle = 86638 

BW Util Bottlenecks: 
RCDc_limit = 43430 
RCDWRc_limit = 5125 
WTRc_limit = 10871 
RTWc_limit = 42710 
CCDLc_limit = 20694 
rwq = 0 
CCDLc_limit_alone = 15502 
WTRc_limit_alone = 9745 
RTWc_limit_alone = 38644 

Commands details: 
total_CMD = 173804 
n_nop = 117404 
Read = 40208 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11802 
n_pre = 11786 
n_ref = 0 
n_req = 42103 
total_req = 47788 

Dual Bus Interface Util: 
issued_total_row = 23588 
issued_total_col = 47788 
Row_Bus_Util =  0.135716 
CoL_Bus_Util = 0.274953 
Either_Row_CoL_Bus_Util = 0.324503 
Issued_on_Two_Bus_Simul_Util = 0.086166 
issued_two_Eff = 0.265532 
queue_avg = 17.070620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0706
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117118 n_act=11772 n_pre=11756 n_ref_event=0 n_req=42163 n_rd=40261 n_rd_L2_A=0 n_write=0 n_wr_bk=7608 bw_util=0.2754
n_activity=93727 dram_eff=0.5107
bk0: 2523a 136919i bk1: 2534a 137027i bk2: 2518a 134303i bk3: 2514a 134546i bk4: 2473a 136756i bk5: 2467a 136780i bk6: 2511a 137843i bk7: 2527a 135032i bk8: 2522a 137509i bk9: 2538a 136822i bk10: 2541a 137363i bk11: 2520a 138028i bk12: 2518a 137038i bk13: 2533a 138113i bk14: 2518a 136640i bk15: 2504a 137766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720798
Row_Buffer_Locality_read = 0.738779
Row_Buffer_Locality_write = 0.340168
Bank_Level_Parallism = 7.224332
Bank_Level_Parallism_Col = 4.835602
Bank_Level_Parallism_Ready = 2.167123
write_to_read_ratio_blp_rw_average = 0.266823
GrpLevelPara = 2.710724 

BW Util details:
bwutil = 0.275419 
total_CMD = 173804 
util_bw = 47869 
Wasted_Col = 32837 
Wasted_Row = 7128 
Idle = 85970 

BW Util Bottlenecks: 
RCDc_limit = 43900 
RCDWRc_limit = 5175 
WTRc_limit = 11470 
RTWc_limit = 41453 
CCDLc_limit = 20825 
rwq = 0 
CCDLc_limit_alone = 15801 
WTRc_limit_alone = 10262 
RTWc_limit_alone = 37637 

Commands details: 
total_CMD = 173804 
n_nop = 117118 
Read = 40261 
Write = 0 
L2_Alloc = 0 
L2_WB = 7608 
n_act = 11772 
n_pre = 11756 
n_ref = 0 
n_req = 42163 
total_req = 47869 

Dual Bus Interface Util: 
issued_total_row = 23528 
issued_total_col = 47869 
Row_Bus_Util =  0.135371 
CoL_Bus_Util = 0.275419 
Either_Row_CoL_Bus_Util = 0.326149 
Issued_on_Two_Bus_Simul_Util = 0.084641 
issued_two_Eff = 0.259517 
queue_avg = 16.841177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8412
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117219 n_act=11813 n_pre=11797 n_ref_event=0 n_req=42137 n_rd=40244 n_rd_L2_A=0 n_write=0 n_wr_bk=7572 bw_util=0.2751
n_activity=93150 dram_eff=0.5133
bk0: 2529a 135532i bk1: 2522a 136079i bk2: 2520a 136036i bk3: 2534a 137415i bk4: 2464a 135883i bk5: 2468a 136120i bk6: 2515a 136647i bk7: 2518a 135600i bk8: 2525a 137129i bk9: 2528a 135376i bk10: 2529a 138318i bk11: 2520a 138149i bk12: 2522a 137865i bk13: 2528a 137031i bk14: 2519a 138063i bk15: 2503a 138698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719653
Row_Buffer_Locality_read = 0.737899
Row_Buffer_Locality_write = 0.331749
Bank_Level_Parallism = 7.221684
Bank_Level_Parallism_Col = 4.788742
Bank_Level_Parallism_Ready = 2.134118
write_to_read_ratio_blp_rw_average = 0.264330
GrpLevelPara = 2.687864 

BW Util details:
bwutil = 0.275115 
total_CMD = 173804 
util_bw = 47816 
Wasted_Col = 32945 
Wasted_Row = 6900 
Idle = 86143 

BW Util Bottlenecks: 
RCDc_limit = 44314 
RCDWRc_limit = 5115 
WTRc_limit = 11578 
RTWc_limit = 40840 
CCDLc_limit = 20343 
rwq = 0 
CCDLc_limit_alone = 15625 
WTRc_limit_alone = 10447 
RTWc_limit_alone = 37253 

Commands details: 
total_CMD = 173804 
n_nop = 117219 
Read = 40244 
Write = 0 
L2_Alloc = 0 
L2_WB = 7572 
n_act = 11813 
n_pre = 11797 
n_ref = 0 
n_req = 42137 
total_req = 47816 

Dual Bus Interface Util: 
issued_total_row = 23610 
issued_total_col = 47816 
Row_Bus_Util =  0.135843 
CoL_Bus_Util = 0.275115 
Either_Row_CoL_Bus_Util = 0.325568 
Issued_on_Two_Bus_Simul_Util = 0.085389 
issued_two_Eff = 0.262278 
queue_avg = 17.036304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0363
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117113 n_act=11825 n_pre=11809 n_ref_event=0 n_req=42136 n_rd=40231 n_rd_L2_A=0 n_write=0 n_wr_bk=7620 bw_util=0.2753
n_activity=93861 dram_eff=0.5098
bk0: 2519a 135002i bk1: 2521a 136928i bk2: 2509a 136621i bk3: 2527a 134594i bk4: 2469a 137109i bk5: 2486a 137593i bk6: 2519a 135217i bk7: 2518a 135660i bk8: 2503a 138318i bk9: 2528a 135833i bk10: 2541a 137858i bk11: 2518a 138487i bk12: 2524a 138389i bk13: 2528a 137248i bk14: 2523a 138224i bk15: 2498a 137242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719361
Row_Buffer_Locality_read = 0.738013
Row_Buffer_Locality_write = 0.325459
Bank_Level_Parallism = 7.197363
Bank_Level_Parallism_Col = 4.796267
Bank_Level_Parallism_Ready = 2.129464
write_to_read_ratio_blp_rw_average = 0.269739
GrpLevelPara = 2.712109 

BW Util details:
bwutil = 0.275316 
total_CMD = 173804 
util_bw = 47851 
Wasted_Col = 32811 
Wasted_Row = 7242 
Idle = 85900 

BW Util Bottlenecks: 
RCDc_limit = 43930 
RCDWRc_limit = 5305 
WTRc_limit = 11370 
RTWc_limit = 41655 
CCDLc_limit = 20342 
rwq = 0 
CCDLc_limit_alone = 15488 
WTRc_limit_alone = 10265 
RTWc_limit_alone = 37906 

Commands details: 
total_CMD = 173804 
n_nop = 117113 
Read = 40231 
Write = 0 
L2_Alloc = 0 
L2_WB = 7620 
n_act = 11825 
n_pre = 11809 
n_ref = 0 
n_req = 42136 
total_req = 47851 

Dual Bus Interface Util: 
issued_total_row = 23634 
issued_total_col = 47851 
Row_Bus_Util =  0.135981 
CoL_Bus_Util = 0.275316 
Either_Row_CoL_Bus_Util = 0.326178 
Issued_on_Two_Bus_Simul_Util = 0.085119 
issued_two_Eff = 0.260959 
queue_avg = 16.823341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8233
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117134 n_act=11895 n_pre=11879 n_ref_event=0 n_req=42214 n_rd=40313 n_rd_L2_A=0 n_write=0 n_wr_bk=7604 bw_util=0.2757
n_activity=93888 dram_eff=0.5104
bk0: 2506a 136630i bk1: 2526a 135665i bk2: 2527a 135760i bk3: 2513a 135889i bk4: 2481a 135963i bk5: 2469a 135435i bk6: 2530a 135471i bk7: 2507a 136423i bk8: 2546a 136273i bk9: 2519a 137085i bk10: 2531a 136606i bk11: 2547a 137167i bk12: 2539a 138061i bk13: 2539a 138119i bk14: 2519a 136956i bk15: 2514a 135859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718221
Row_Buffer_Locality_read = 0.736090
Row_Buffer_Locality_write = 0.339295
Bank_Level_Parallism = 7.258365
Bank_Level_Parallism_Col = 4.836912
Bank_Level_Parallism_Ready = 2.150406
write_to_read_ratio_blp_rw_average = 0.260016
GrpLevelPara = 2.693946 

BW Util details:
bwutil = 0.275696 
total_CMD = 173804 
util_bw = 47917 
Wasted_Col = 32992 
Wasted_Row = 7226 
Idle = 85669 

BW Util Bottlenecks: 
RCDc_limit = 44185 
RCDWRc_limit = 5105 
WTRc_limit = 12166 
RTWc_limit = 42986 
CCDLc_limit = 21076 
rwq = 0 
CCDLc_limit_alone = 15857 
WTRc_limit_alone = 10772 
RTWc_limit_alone = 39161 

Commands details: 
total_CMD = 173804 
n_nop = 117134 
Read = 40313 
Write = 0 
L2_Alloc = 0 
L2_WB = 7604 
n_act = 11895 
n_pre = 11879 
n_ref = 0 
n_req = 42214 
total_req = 47917 

Dual Bus Interface Util: 
issued_total_row = 23774 
issued_total_col = 47917 
Row_Bus_Util =  0.136786 
CoL_Bus_Util = 0.275696 
Either_Row_CoL_Bus_Util = 0.326057 
Issued_on_Two_Bus_Simul_Util = 0.086425 
issued_two_Eff = 0.265061 
queue_avg = 17.024683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0247
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117131 n_act=11953 n_pre=11937 n_ref_event=0 n_req=42192 n_rd=40297 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.2755
n_activity=93250 dram_eff=0.5134
bk0: 2519a 136060i bk1: 2537a 135126i bk2: 2544a 134658i bk3: 2515a 136830i bk4: 2494a 134553i bk5: 2470a 135537i bk6: 2517a 136185i bk7: 2532a 137015i bk8: 2531a 136748i bk9: 2512a 137887i bk10: 2530a 137284i bk11: 2534a 135458i bk12: 2520a 136379i bk13: 2525a 136725i bk14: 2512a 135952i bk15: 2505a 137057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716700
Row_Buffer_Locality_read = 0.735216
Row_Buffer_Locality_write = 0.322955
Bank_Level_Parallism = 7.345545
Bank_Level_Parallism_Col = 4.880903
Bank_Level_Parallism_Ready = 2.179543
write_to_read_ratio_blp_rw_average = 0.258446
GrpLevelPara = 2.717901 

BW Util details:
bwutil = 0.275465 
total_CMD = 173804 
util_bw = 47877 
Wasted_Col = 32718 
Wasted_Row = 7023 
Idle = 86186 

BW Util Bottlenecks: 
RCDc_limit = 44065 
RCDWRc_limit = 5031 
WTRc_limit = 11823 
RTWc_limit = 42076 
CCDLc_limit = 20221 
rwq = 0 
CCDLc_limit_alone = 15205 
WTRc_limit_alone = 10622 
RTWc_limit_alone = 38261 

Commands details: 
total_CMD = 173804 
n_nop = 117131 
Read = 40297 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 11953 
n_pre = 11937 
n_ref = 0 
n_req = 42192 
total_req = 47877 

Dual Bus Interface Util: 
issued_total_row = 23890 
issued_total_col = 47877 
Row_Bus_Util =  0.137454 
CoL_Bus_Util = 0.275465 
Either_Row_CoL_Bus_Util = 0.326074 
Issued_on_Two_Bus_Simul_Util = 0.086845 
issued_two_Eff = 0.266335 
queue_avg = 16.940905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9409
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117361 n_act=11755 n_pre=11739 n_ref_event=0 n_req=42161 n_rd=40267 n_rd_L2_A=0 n_write=0 n_wr_bk=7576 bw_util=0.2753
n_activity=93478 dram_eff=0.5118
bk0: 2524a 135630i bk1: 2521a 135874i bk2: 2525a 133378i bk3: 2517a 135580i bk4: 2470a 135567i bk5: 2488a 135052i bk6: 2524a 135911i bk7: 2518a 135778i bk8: 2509a 136049i bk9: 2534a 137758i bk10: 2527a 136907i bk11: 2531a 137256i bk12: 2522a 137860i bk13: 2538a 136090i bk14: 2516a 137079i bk15: 2503a 137444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721188
Row_Buffer_Locality_read = 0.738719
Row_Buffer_Locality_write = 0.348469
Bank_Level_Parallism = 7.356843
Bank_Level_Parallism_Col = 4.966248
Bank_Level_Parallism_Ready = 2.231967
write_to_read_ratio_blp_rw_average = 0.269977
GrpLevelPara = 2.745630 

BW Util details:
bwutil = 0.275270 
total_CMD = 173804 
util_bw = 47843 
Wasted_Col = 32494 
Wasted_Row = 7175 
Idle = 86292 

BW Util Bottlenecks: 
RCDc_limit = 43838 
RCDWRc_limit = 4958 
WTRc_limit = 11560 
RTWc_limit = 45287 
CCDLc_limit = 20600 
rwq = 0 
CCDLc_limit_alone = 15329 
WTRc_limit_alone = 10409 
RTWc_limit_alone = 41167 

Commands details: 
total_CMD = 173804 
n_nop = 117361 
Read = 40267 
Write = 0 
L2_Alloc = 0 
L2_WB = 7576 
n_act = 11755 
n_pre = 11739 
n_ref = 0 
n_req = 42161 
total_req = 47843 

Dual Bus Interface Util: 
issued_total_row = 23494 
issued_total_col = 47843 
Row_Bus_Util =  0.135175 
CoL_Bus_Util = 0.275270 
Either_Row_CoL_Bus_Util = 0.324751 
Issued_on_Two_Bus_Simul_Util = 0.085694 
issued_two_Eff = 0.263877 
queue_avg = 17.295212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2952
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117191 n_act=11816 n_pre=11800 n_ref_event=0 n_req=42153 n_rd=40257 n_rd_L2_A=0 n_write=0 n_wr_bk=7584 bw_util=0.2753
n_activity=94137 dram_eff=0.5082
bk0: 2520a 135602i bk1: 2506a 135765i bk2: 2515a 136867i bk3: 2522a 134462i bk4: 2471a 135585i bk5: 2488a 135761i bk6: 2522a 135304i bk7: 2502a 135417i bk8: 2533a 136176i bk9: 2534a 136079i bk10: 2532a 136228i bk11: 2522a 135967i bk12: 2522a 138498i bk13: 2535a 134948i bk14: 2516a 137047i bk15: 2517a 137925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719688
Row_Buffer_Locality_read = 0.737884
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 7.324610
Bank_Level_Parallism_Col = 4.944465
Bank_Level_Parallism_Ready = 2.201250
write_to_read_ratio_blp_rw_average = 0.273123
GrpLevelPara = 2.732336 

BW Util details:
bwutil = 0.275258 
total_CMD = 173804 
util_bw = 47841 
Wasted_Col = 32974 
Wasted_Row = 7297 
Idle = 85692 

BW Util Bottlenecks: 
RCDc_limit = 44279 
RCDWRc_limit = 5244 
WTRc_limit = 11207 
RTWc_limit = 46387 
CCDLc_limit = 20773 
rwq = 0 
CCDLc_limit_alone = 15531 
WTRc_limit_alone = 10108 
RTWc_limit_alone = 42244 

Commands details: 
total_CMD = 173804 
n_nop = 117191 
Read = 40257 
Write = 0 
L2_Alloc = 0 
L2_WB = 7584 
n_act = 11816 
n_pre = 11800 
n_ref = 0 
n_req = 42153 
total_req = 47841 

Dual Bus Interface Util: 
issued_total_row = 23616 
issued_total_col = 47841 
Row_Bus_Util =  0.135877 
CoL_Bus_Util = 0.275258 
Either_Row_CoL_Bus_Util = 0.325729 
Issued_on_Two_Bus_Simul_Util = 0.085407 
issued_two_Eff = 0.262201 
queue_avg = 17.377028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.377
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117442 n_act=11736 n_pre=11720 n_ref_event=0 n_req=42106 n_rd=40210 n_rd_L2_A=0 n_write=0 n_wr_bk=7584 bw_util=0.275
n_activity=93406 dram_eff=0.5117
bk0: 2519a 136692i bk1: 2520a 135885i bk2: 2520a 135932i bk3: 2512a 136115i bk4: 2473a 136672i bk5: 2471a 136298i bk6: 2512a 136501i bk7: 2523a 135947i bk8: 2522a 137031i bk9: 2513a 137403i bk10: 2519a 137713i bk11: 2550a 136524i bk12: 2529a 136421i bk13: 2507a 137029i bk14: 2507a 137926i bk15: 2513a 136362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721275
Row_Buffer_Locality_read = 0.739194
Row_Buffer_Locality_write = 0.341245
Bank_Level_Parallism = 7.272674
Bank_Level_Parallism_Col = 4.877611
Bank_Level_Parallism_Ready = 2.203394
write_to_read_ratio_blp_rw_average = 0.265355
GrpLevelPara = 2.711377 

BW Util details:
bwutil = 0.274988 
total_CMD = 173804 
util_bw = 47794 
Wasted_Col = 32602 
Wasted_Row = 7126 
Idle = 86282 

BW Util Bottlenecks: 
RCDc_limit = 43191 
RCDWRc_limit = 5019 
WTRc_limit = 11429 
RTWc_limit = 42790 
CCDLc_limit = 20192 
rwq = 0 
CCDLc_limit_alone = 15240 
WTRc_limit_alone = 10272 
RTWc_limit_alone = 38995 

Commands details: 
total_CMD = 173804 
n_nop = 117442 
Read = 40210 
Write = 0 
L2_Alloc = 0 
L2_WB = 7584 
n_act = 11736 
n_pre = 11720 
n_ref = 0 
n_req = 42106 
total_req = 47794 

Dual Bus Interface Util: 
issued_total_row = 23456 
issued_total_col = 47794 
Row_Bus_Util =  0.134957 
CoL_Bus_Util = 0.274988 
Either_Row_CoL_Bus_Util = 0.324285 
Issued_on_Two_Bus_Simul_Util = 0.085660 
issued_two_Eff = 0.264150 
queue_avg = 16.957014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.957
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173804 n_nop=117362 n_act=11753 n_pre=11737 n_ref_event=0 n_req=42188 n_rd=40289 n_rd_L2_A=0 n_write=0 n_wr_bk=7596 bw_util=0.2755
n_activity=93784 dram_eff=0.5106
bk0: 2520a 135042i bk1: 2523a 137599i bk2: 2540a 135325i bk3: 2515a 135890i bk4: 2480a 136406i bk5: 2469a 134631i bk6: 2530a 136174i bk7: 2502a 136410i bk8: 2546a 136496i bk9: 2509a 137189i bk10: 2529a 137921i bk11: 2538a 136867i bk12: 2540a 137118i bk13: 2517a 138420i bk14: 2526a 136182i bk15: 2505a 137655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721414
Row_Buffer_Locality_read = 0.739681
Row_Buffer_Locality_write = 0.333860
Bank_Level_Parallism = 7.270858
Bank_Level_Parallism_Col = 4.900714
Bank_Level_Parallism_Ready = 2.185277
write_to_read_ratio_blp_rw_average = 0.266022
GrpLevelPara = 2.724480 

BW Util details:
bwutil = 0.275512 
total_CMD = 173804 
util_bw = 47885 
Wasted_Col = 32699 
Wasted_Row = 7126 
Idle = 86094 

BW Util Bottlenecks: 
RCDc_limit = 43441 
RCDWRc_limit = 5035 
WTRc_limit = 11457 
RTWc_limit = 42529 
CCDLc_limit = 20153 
rwq = 0 
CCDLc_limit_alone = 15351 
WTRc_limit_alone = 10335 
RTWc_limit_alone = 38849 

Commands details: 
total_CMD = 173804 
n_nop = 117362 
Read = 40289 
Write = 0 
L2_Alloc = 0 
L2_WB = 7596 
n_act = 11753 
n_pre = 11737 
n_ref = 0 
n_req = 42188 
total_req = 47885 

Dual Bus Interface Util: 
issued_total_row = 23490 
issued_total_col = 47885 
Row_Bus_Util =  0.135152 
CoL_Bus_Util = 0.275512 
Either_Row_CoL_Bus_Util = 0.324745 
Issued_on_Two_Bus_Simul_Util = 0.085919 
issued_two_Eff = 0.264572 
queue_avg = 17.382092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36072, Miss = 29763, Miss_rate = 0.825, Pending_hits = 3493, Reservation_fails = 0
L2_cache_bank[1]: Access = 36521, Miss = 29727, Miss_rate = 0.814, Pending_hits = 3533, Reservation_fails = 476
L2_cache_bank[2]: Access = 35933, Miss = 29713, Miss_rate = 0.827, Pending_hits = 3462, Reservation_fails = 0
L2_cache_bank[3]: Access = 36558, Miss = 29663, Miss_rate = 0.811, Pending_hits = 3467, Reservation_fails = 309
L2_cache_bank[4]: Access = 35973, Miss = 29718, Miss_rate = 0.826, Pending_hits = 3464, Reservation_fails = 0
L2_cache_bank[5]: Access = 36464, Miss = 29636, Miss_rate = 0.813, Pending_hits = 3410, Reservation_fails = 238
L2_cache_bank[6]: Access = 35990, Miss = 29716, Miss_rate = 0.826, Pending_hits = 3453, Reservation_fails = 0
L2_cache_bank[7]: Access = 36330, Miss = 29652, Miss_rate = 0.816, Pending_hits = 3462, Reservation_fails = 235
L2_cache_bank[8]: Access = 35757, Miss = 29678, Miss_rate = 0.830, Pending_hits = 3428, Reservation_fails = 29
L2_cache_bank[9]: Access = 36566, Miss = 29712, Miss_rate = 0.813, Pending_hits = 3496, Reservation_fails = 467
L2_cache_bank[10]: Access = 35973, Miss = 29739, Miss_rate = 0.827, Pending_hits = 3482, Reservation_fails = 49
L2_cache_bank[11]: Access = 36541, Miss = 29713, Miss_rate = 0.813, Pending_hits = 3506, Reservation_fails = 247
L2_cache_bank[12]: Access = 35968, Miss = 29707, Miss_rate = 0.826, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[13]: Access = 36554, Miss = 29713, Miss_rate = 0.813, Pending_hits = 3518, Reservation_fails = 217
L2_cache_bank[14]: Access = 35831, Miss = 29726, Miss_rate = 0.830, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[15]: Access = 36659, Miss = 29736, Miss_rate = 0.811, Pending_hits = 3541, Reservation_fails = 295
L2_cache_bank[16]: Access = 36042, Miss = 29750, Miss_rate = 0.825, Pending_hits = 3477, Reservation_fails = 0
L2_cache_bank[17]: Access = 36244, Miss = 29682, Miss_rate = 0.819, Pending_hits = 3482, Reservation_fails = 0
L2_cache_bank[18]: Access = 35939, Miss = 29718, Miss_rate = 0.827, Pending_hits = 3432, Reservation_fails = 0
L2_cache_bank[19]: Access = 36203, Miss = 29721, Miss_rate = 0.821, Pending_hits = 3496, Reservation_fails = 0
L2_cache_bank[20]: Access = 35933, Miss = 29672, Miss_rate = 0.826, Pending_hits = 3387, Reservation_fails = 0
L2_cache_bank[21]: Access = 36193, Miss = 29742, Miss_rate = 0.822, Pending_hits = 3543, Reservation_fails = 90
L2_cache_bank[22]: Access = 36008, Miss = 29749, Miss_rate = 0.826, Pending_hits = 3479, Reservation_fails = 0
L2_cache_bank[23]: Access = 36553, Miss = 29593, Miss_rate = 0.810, Pending_hits = 3399, Reservation_fails = 242
L2_cache_bank[24]: Access = 35943, Miss = 29713, Miss_rate = 0.827, Pending_hits = 3444, Reservation_fails = 0
L2_cache_bank[25]: Access = 36208, Miss = 29664, Miss_rate = 0.819, Pending_hits = 3440, Reservation_fails = 252
L2_cache_bank[26]: Access = 35915, Miss = 29660, Miss_rate = 0.826, Pending_hits = 3418, Reservation_fails = 0
L2_cache_bank[27]: Access = 36265, Miss = 29716, Miss_rate = 0.819, Pending_hits = 3510, Reservation_fails = 75
L2_cache_bank[28]: Access = 35628, Miss = 29718, Miss_rate = 0.834, Pending_hits = 3475, Reservation_fails = 451
L2_cache_bank[29]: Access = 36244, Miss = 29711, Miss_rate = 0.820, Pending_hits = 3471, Reservation_fails = 73
L2_cache_bank[30]: Access = 35642, Miss = 29695, Miss_rate = 0.833, Pending_hits = 3468, Reservation_fails = 592
L2_cache_bank[31]: Access = 36132, Miss = 29690, Miss_rate = 0.822, Pending_hits = 3480, Reservation_fails = 132
L2_cache_bank[32]: Access = 35914, Miss = 29657, Miss_rate = 0.826, Pending_hits = 3442, Reservation_fails = 0
L2_cache_bank[33]: Access = 35820, Miss = 29663, Miss_rate = 0.828, Pending_hits = 3475, Reservation_fails = 92
L2_cache_bank[34]: Access = 35898, Miss = 29689, Miss_rate = 0.827, Pending_hits = 3433, Reservation_fails = 0
L2_cache_bank[35]: Access = 35856, Miss = 29689, Miss_rate = 0.828, Pending_hits = 3480, Reservation_fails = 140
L2_cache_bank[36]: Access = 35880, Miss = 29714, Miss_rate = 0.828, Pending_hits = 3491, Reservation_fails = 0
L2_cache_bank[37]: Access = 36054, Miss = 29686, Miss_rate = 0.823, Pending_hits = 3462, Reservation_fails = 244
L2_cache_bank[38]: Access = 35962, Miss = 29690, Miss_rate = 0.826, Pending_hits = 3485, Reservation_fails = 69
L2_cache_bank[39]: Access = 35952, Miss = 29672, Miss_rate = 0.825, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[40]: Access = 35932, Miss = 29659, Miss_rate = 0.825, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[41]: Access = 35976, Miss = 29739, Miss_rate = 0.827, Pending_hits = 3530, Reservation_fails = 244
L2_cache_bank[42]: Access = 35957, Miss = 29722, Miss_rate = 0.827, Pending_hits = 3493, Reservation_fails = 114
L2_cache_bank[43]: Access = 35960, Miss = 29707, Miss_rate = 0.826, Pending_hits = 3463, Reservation_fails = 105
L2_cache_bank[44]: Access = 36038, Miss = 29673, Miss_rate = 0.823, Pending_hits = 3432, Reservation_fails = 103
L2_cache_bank[45]: Access = 35851, Miss = 29689, Miss_rate = 0.828, Pending_hits = 3463, Reservation_fails = 0
L2_cache_bank[46]: Access = 35916, Miss = 29699, Miss_rate = 0.827, Pending_hits = 3476, Reservation_fails = 0
L2_cache_bank[47]: Access = 35778, Miss = 29680, Miss_rate = 0.830, Pending_hits = 3483, Reservation_fails = 329
L2_cache_bank[48]: Access = 35854, Miss = 29714, Miss_rate = 0.829, Pending_hits = 3442, Reservation_fails = 105
L2_cache_bank[49]: Access = 35955, Miss = 29707, Miss_rate = 0.826, Pending_hits = 3487, Reservation_fails = 238
L2_cache_bank[50]: Access = 35976, Miss = 29712, Miss_rate = 0.826, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[51]: Access = 35920, Miss = 29659, Miss_rate = 0.826, Pending_hits = 3416, Reservation_fails = 105
L2_cache_bank[52]: Access = 35939, Miss = 29738, Miss_rate = 0.827, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[53]: Access = 35904, Miss = 29730, Miss_rate = 0.828, Pending_hits = 3504, Reservation_fails = 220
L2_cache_bank[54]: Access = 35861, Miss = 29723, Miss_rate = 0.829, Pending_hits = 3473, Reservation_fails = 0
L2_cache_bank[55]: Access = 35904, Miss = 29709, Miss_rate = 0.827, Pending_hits = 3501, Reservation_fails = 243
L2_cache_bank[56]: Access = 35974, Miss = 29702, Miss_rate = 0.826, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[57]: Access = 36585, Miss = 29711, Miss_rate = 0.812, Pending_hits = 3486, Reservation_fails = 324
L2_cache_bank[58]: Access = 35858, Miss = 29688, Miss_rate = 0.828, Pending_hits = 3461, Reservation_fails = 0
L2_cache_bank[59]: Access = 35936, Miss = 29661, Miss_rate = 0.825, Pending_hits = 3492, Reservation_fails = 468
L2_cache_bank[60]: Access = 35824, Miss = 29686, Miss_rate = 0.829, Pending_hits = 3450, Reservation_fails = 0
L2_cache_bank[61]: Access = 35984, Miss = 29629, Miss_rate = 0.823, Pending_hits = 3426, Reservation_fails = 248
L2_cache_bank[62]: Access = 35997, Miss = 29692, Miss_rate = 0.825, Pending_hits = 3443, Reservation_fails = 0
L2_cache_bank[63]: Access = 36050, Miss = 29765, Miss_rate = 0.826, Pending_hits = 3495, Reservation_fails = 0
L2_total_cache_accesses = 2307047
L2_total_cache_misses = 1900760
L2_total_cache_miss_rate = 0.8239
L2_total_cache_pending_hits = 222049
L2_total_cache_reservation_fails = 7860
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 222049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 979096
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 528125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1693297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 613750
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7804
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=2307047
icnt_total_pkts_simt_to_mem=2307047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2307047
Req_Network_cycles = 231468
Req_Network_injected_packets_per_cycle =       9.9670 
Req_Network_conflicts_per_cycle =       5.8811
Req_Network_conflicts_per_cycle_util =       8.6539
Req_Bank_Level_Parallism =      14.6662
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6426
Req_Network_out_buffer_full_per_cycle =       0.0083
Req_Network_out_buffer_avg_util =      43.0399

Reply_Network_injected_packets_num = 2307047
Reply_Network_cycles = 231468
Reply_Network_injected_packets_per_cycle =        9.9670
Reply_Network_conflicts_per_cycle =        2.4711
Reply_Network_conflicts_per_cycle_util =       3.6409
Reply_Bank_Level_Parallism =      14.6857
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.6577
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1246
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 41 sec (1181 sec)
gpgpu_simulation_rate = 380936 (inst/sec)
gpgpu_simulation_rate = 195 (cycle/sec)
gpgpu_silicon_slowdown = 5805128x
correct: 8821
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
1179.173682:0.8821
GPGPU-Sim: *** exit detected ***
