
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Thu Aug 16 11:28:05 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccommmod'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/iiccommmod/iiccommmod'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'iiccommmod.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'iiccommmod.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/iiccommmod/iiccommmod/iiccommmod'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[2]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccommmod/iiccommmod/iiccommmod/csim/build'
make[2]: 'csim.exe' is up to date.
make[2]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccommmod/iiccommmod/iiccommmod/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccommmod.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
WARNING: [HLS 200-40] Cannot find source file iiccomm.cpp; skipping it.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:21 ; elapsed = 00:00:28 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 118340 ; free virtual = 503389
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:23 ; elapsed = 00:00:30 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 118290 ; free virtual = 503339
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10000ull, 50000000ull>' into 'iiccommmod' (iiccommmod.cpp:116).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10000ull, 50000000ull>' into 'iiccommmod' (iiccommmod.cpp:112).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 360.219 ; gain = 13.656 ; free physical = 118250 ; free virtual = 503299
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 360.219 ; gain = 13.656 ; free physical = 118240 ; free virtual = 503288
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 118353 ; free virtual = 503401
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:00:33 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 118325 ; free virtual = 503374
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccommmod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readData'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.86 seconds; current allocated memory: 90.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 90.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccommmod'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 91.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 91.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readData'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'iiccommmod_mul_32s_31ns_32_7_1' to 'iiccommmod_mul_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'iiccommmod_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'readData'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 92.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccommmod'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/stat_reg_outValue1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/empty_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/full_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/stat_reg_outValue2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/stat_reg_outValue3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/stat_reg_outValue4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/tx_fifo_outValue' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/rx_fifo_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccommmod/ctrl_reg_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccommmod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'empty_pirq_outValue', 'full_pirq_outValue', 'stat_reg_outValue2', 'stat_reg_outValue3', 'stat_reg_outValue4', 'tx_fifo_outValue', 'rx_fifo_outValue' and 'ctrl_reg_outValue' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccommmod'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 93.693 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'iiccommmod_mul_32bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:26 ; elapsed = 00:00:34 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 118228 ; free virtual = 503277
INFO: [SYSC 207-301] Generating SystemC RTL for iiccommmod.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccommmod.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccommmod.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 16 11:28:51 2018...
INFO: [HLS 200-112] Total elapsed time: 68.24 seconds; peak allocated memory: 93.693 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Aug 16 11:29:13 2018...
