# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoder2to4.srcs/sources_1/new/decoder2to4.vhd" \
"../../../../decoder2to4.srcs/sim_1/new/decoder2to4_tb.vhd" \

# Do not sort compile order
nosort
