                                      1 .module stm8s_tim4
                                      2 .optsdcc -mstm8
                                      3 .globl _TIM4_TimeBaseInit
                                      4 .globl _TIM4_Cmd
                                      5 .globl _TIM4_ITConfig
                                      6 .globl _TIM4_ClearFlag
                                      7 .area DATA
                                      8 .area INITIALIZED
                                      9 .area DABS (ABS)
                                     10 .area HOME
                                     11 .area GSINIT
                                     12 .area GSFINAL
                                     13 .area CONST
                                     14 .area INITIALIZER
                                     15 .area CODE
                                     16 .area HOME
                                     17 .area GSINIT
                                     18 .area GSFINAL
                                     19 .area GSINIT
                                     20 .area HOME
                                     21 .area HOME
                                     22 .area CODE
      000000                         23 _TIM4_TimeBaseInit:
      000000 AE 53 47         [ 2]   24 ldw	x, #0x5347
      000003 7B 03            [ 1]   25 ld	a, (0x03, sp)
      000005 F7               [ 1]   26 ld	(x), a
      000006 AE 53 48         [ 2]   27 ldw	x, #0x5348
      000009 7B 04            [ 1]   28 ld	a, (0x04, sp)
      00000B F7               [ 1]   29 ld	(x), a
      00000C                         30 00101$:
      00000C 81               [ 4]   31 ret
      00000D                         32 _TIM4_Cmd:
      00000D C6 53 40         [ 1]   33 ld	a, 0x5340
      000010 0D 03            [ 1]   34 tnz	(0x03, sp)
      000012 26 03            [ 1]   35 jrne	00111$
      000014 CCr00r1F         [ 2]   36 jp	00102$
      000017                         37 00111$:
      000017 AA 01            [ 1]   38 or	a, #0x01
      000019 C7 53 40         [ 1]   39 ld	0x5340, a
      00001C CCr00r24         [ 2]   40 jp	00104$
      00001F                         41 00102$:
      00001F A4 FE            [ 1]   42 and	a, #0xfe
      000021 C7 53 40         [ 1]   43 ld	0x5340, a
      000024                         44 00104$:
      000024 81               [ 4]   45 ret
      000025                         46 _TIM4_ITConfig:
      000025 88               [ 1]   47 push	a
      000026 C6 53 43         [ 1]   48 ld	a, 0x5343
      000029 0D 05            [ 1]   49 tnz	(0x05, sp)
      00002B 26 03            [ 1]   50 jrne	00111$
      00002D CCr00r38         [ 2]   51 jp	00102$
      000030                         52 00111$:
      000030 1A 04            [ 1]   53 or	a, (0x04, sp)
      000032 C7 53 43         [ 1]   54 ld	0x5343, a
      000035 CCr00r44         [ 2]   55 jp	00104$
      000038                         56 00102$:
      000038 88               [ 1]   57 push	a
      000039 7B 05            [ 1]   58 ld	a, (0x05, sp)
      00003B 43               [ 1]   59 cpl	a
      00003C 6B 02            [ 1]   60 ld	(0x02, sp), a
      00003E 84               [ 1]   61 pop	a
      00003F 14 01            [ 1]   62 and	a, (0x01, sp)
      000041 C7 53 43         [ 1]   63 ld	0x5343, a
      000044                         64 00104$:
      000044 84               [ 1]   65 pop	a
      000045 81               [ 4]   66 ret
      000046                         67 _TIM4_ClearFlag:
      000046 7B 03            [ 1]   68 ld	a, (0x03, sp)
      000048 43               [ 1]   69 cpl	a
      000049 C7 53 44         [ 1]   70 ld	0x5344, a
      00004C                         71 00101$:
      00004C 81               [ 4]   72 ret
                                     73 .area CODE
                                     74 .area CONST
                                     75 .area INITIALIZER
                                     76 .area CABS (ABS)
