-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\acer\OneDrive\Documents\ITS CAK V2\Magang\BRIN\Progress\Matlab Simulink\HDL Coder\proyek\OFDM\Tx_OFDM\IFFT.vhd
-- Created: 2023-04-09 12:21:06
-- 
-- Generated by MATLAB 9.14 and HDL Coder 4.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IFFT
-- Source Path: Tx_OFDM/Transmitter/IFFT
-- Hierarchy Level: 1
-- 
-- FFT
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Transmitter_pkg.ALL;

ENTITY IFFT IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_60_0                        :   IN    std_logic;
        dataIn_re                         :   IN    vector_of_std_logic_vector16(0 TO 63);  -- sfix16_En14 [64]
        dataIn_im                         :   IN    vector_of_std_logic_vector16(0 TO 63);  -- sfix16_En14 [64]
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   vector_of_std_logic_vector16(0 TO 63);  -- sfix16_En14 [64]
        dataOut_im                        :   OUT   vector_of_std_logic_vector16(0 TO 63)  -- sfix16_En14 [64]
        );
END IFFT;


ARCHITECTURE rtl OF IFFT IS

  -- Component Declarations
  COMPONENT RADIX22FFT_SDNF1_1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_17_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_33_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_18_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_35_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_2_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_2_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_2_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_2_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_25_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_49_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_26_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_51_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_19_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_9_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_9_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_10_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_10_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_9_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_9_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_10_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_10_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_21_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_41_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_22_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_11_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_5_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_6_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_5_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_13_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_29_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_57_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_25_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_14_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_30_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_27_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_13_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_14_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_13_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_2_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_2_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_2_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_2_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_19_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_37_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_20_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_39_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_7_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_3_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_4_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_3_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_11_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_27_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_53_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_21_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_12_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_28_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_55_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_23_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_11_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_12_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_11_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_7_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_23_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_45_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_8_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_24_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_15_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_7_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_8_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_7_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_15_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_31_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_61_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_29_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_16_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_1_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_32_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_31_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_15_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_16_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_15_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_7_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_8_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_7_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_3_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_3_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_4_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_4_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_3_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_3_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_4_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_4_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_2_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_4_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_6_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_6_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_6_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_6_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_7_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_7_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_8_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_8_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_7_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_7_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_8_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_8_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_6_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_8_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_10_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_10_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_10_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_10_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_11_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_11_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_12_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_12_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_11_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_11_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_12_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_12_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_10_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_12_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_14_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_14_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_14_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_14_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_15_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_15_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_16_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_16_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_15_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_15_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_16_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_16_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_13_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_14_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_14_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_16_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_18_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_18_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_18_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_18_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_25_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_25_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_26_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_26_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_25_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_25_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_26_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_26_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_17_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_21_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_21_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_22_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_21_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_21_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_29_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_29_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_30_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_29_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_29_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_21_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_18_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_22_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_19_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_18_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_18_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_18_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_18_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_19_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_19_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_20_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_19_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_19_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_27_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_27_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_28_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_27_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_27_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_19_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_23_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_23_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_24_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_23_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_23_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_31
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_31_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_31_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_32_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_31_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_31_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_23_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_21_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_20_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_24_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_23_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_19_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_19_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_20_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_20_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_19_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_19_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_20_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_20_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_17_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_18_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_18_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_20_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_22_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_22_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_22_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_22_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_23_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_23_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_24_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_24_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_23_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_23_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_24_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_24_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_21_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_22_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_22_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_24_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_21_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_26_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_26_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_26_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_26_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_27_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_27_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_28_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_28_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_27_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_27_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_28_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_28_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_25_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_26_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_26_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_28_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_25_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_30_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_30_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_30_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_30_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_31
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_31_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_31_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_32_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_32_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_31_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_31_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_32_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_32_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_29_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_30_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_30_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_32_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_29_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_33                       :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_33_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_35                       :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_35_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_34
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_34_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_34_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_33_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_34_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_34_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_49                       :   IN    std_logic;  -- ufix1
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_49_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_51                       :   IN    std_logic;  -- ufix1
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_51_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_41
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_41_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_41_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_42
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_42_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_42_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_49_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_41_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_41_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_42_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_42_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_33_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_33_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_41                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_41_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_43                       :   IN    std_logic;  -- ufix1
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_37
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_37_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_37_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_38
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_38_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_38_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_41_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_37_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_37_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_38_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_38_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_57                       :   IN    std_logic;  -- ufix1
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_57_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_59                       :   IN    std_logic;  -- ufix1
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_45
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_45_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_45_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_46
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_46_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_46_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_57_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_45_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_45_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_46_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_46_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_37_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_41_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_33                       :   IN    std_logic;  -- ufix1
          dout_33_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_33_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_34_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_35_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_38_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_35                       :   IN    std_logic;  -- ufix1
          dout_35_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_35_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_34
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_34_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_34_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_33_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_34_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_34_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_37                       :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_37_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_39                       :   IN    std_logic;  -- ufix1
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_39_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_35
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_35_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_35_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_36
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_36_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_36_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_37_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_35_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_35_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_36_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_36_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_53                       :   IN    std_logic;  -- ufix1
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_53_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_55                       :   IN    std_logic;  -- ufix1
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_55_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_43
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_43_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_43_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_44
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_44_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_44_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_53_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_43_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_43_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_44_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_44_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_35_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_37_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_45                       :   IN    std_logic;  -- ufix1
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_45_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_47                       :   IN    std_logic;  -- ufix1
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_39
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_39_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_39_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_40
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_40_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_40_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_45_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_39_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_39_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_40_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_40_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_61                       :   IN    std_logic;  -- ufix1
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_61_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_2_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_63                       :   IN    std_logic;  -- ufix1
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_47
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_47_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_47_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_48
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_48_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_48_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_61_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_47_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_47_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_48_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_48_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_39_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_45_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_37                       :   IN    std_logic;  -- ufix1
          dout_37_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_37_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_36_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_39_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_40_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_39                       :   IN    std_logic;  -- ufix1
          dout_39_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_39_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_35
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_35_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_35_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_36
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_36_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_36_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_37_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_35_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_35_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_36_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_36_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_33_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_33_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_35_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_33_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_34_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_34_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_36_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_35_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_33                       :   IN    std_logic;  -- ufix1
          dout_33_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_33_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_33_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_35                       :   IN    std_logic;  -- ufix1
          dout_34_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_35_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_35_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_38
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_38_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_38_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_34_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_38_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_38_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_39
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_39_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_39_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_40
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_40_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_40_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_38_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_39_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_39_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_40_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_40_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_37_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_37_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_39_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_37_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_38_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_38_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_40_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_39_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block17
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_37                       :   IN    std_logic;  -- ufix1
          dout_37_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_37_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_37_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_39                       :   IN    std_logic;  -- ufix1
          dout_38_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_39_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_39_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_41                       :   IN    std_logic;  -- ufix1
          dout_34_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_41_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_43                       :   IN    std_logic;  -- ufix1
          dout_36_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_42
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_42_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_42_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_41_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_42_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_42_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_45                       :   IN    std_logic;  -- ufix1
          dout_38_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_45_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_47                       :   IN    std_logic;  -- ufix1
          dout_40_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_43
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_43_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_43_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_44
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_44_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_44_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_45_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_43_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_43_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_44_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_44_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_41_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_41_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_43_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_41_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_42_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_42_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_44_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_41                       :   IN    std_logic;  -- ufix1
          dout_41_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_41_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_41_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_43                       :   IN    std_logic;  -- ufix1
          dout_42_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_43_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_43_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_46
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_46_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_46_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_42_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_46_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_46_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_47
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_47_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_47_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_48
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_48_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_48_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_46_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_47_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_47_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_48_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_48_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_45_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_45_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_47_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_45_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_46_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_46_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_48_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_45                       :   IN    std_logic;  -- ufix1
          dout_45_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_45_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_45_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_47                       :   IN    std_logic;  -- ufix1
          dout_46_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_47_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_47_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_50
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_50_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_50_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_34_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_34_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_36_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_50_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_50_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_57
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_57_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_57_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_58
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_58_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_58_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_50_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_57_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_57_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_58_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_58_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_49_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_49_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_53
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_53_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_53_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_54
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_54_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_54_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_42_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_42_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_44_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_53_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_53_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_54_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_54_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_61
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_61_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_61_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_62
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_62_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_62_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_58_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_61_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_61_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_62_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_62_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_53_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_57_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_49                       :   IN    std_logic;  -- ufix1
          dout_49_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_49_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_50_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_51_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_54_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_51                       :   IN    std_logic;  -- ufix1
          dout_51_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_51_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_50
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_50_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_50_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_49_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_50_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_50_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_51
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_51_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_51_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_52
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_52_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_52_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_38_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_38_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_40_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_51_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_51_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_52_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_52_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_59
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_59_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_59_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_60
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_60_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_60_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_54_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_59_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_59_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_60_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_60_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_51_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_53_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_55
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_55_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_55_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_56
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_56_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_56_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_46_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_46_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_48_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_55_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_55_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_56_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_56_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_63
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_63_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_63_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_3_64
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_64_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_64_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_3_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_62_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_2_vld                      :   IN    std_logic;
          twdl_3_63_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_63_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_64_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_64_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_55_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_61_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_53                       :   IN    std_logic;  -- ufix1
          dout_53_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_53_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_52_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_55_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_3_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_56_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_55                       :   IN    std_logic;  -- ufix1
          dout_55_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_55_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_51
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_51_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_51_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_52
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_52_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_52_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_53_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_51_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_51_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_52_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_52_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_49_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_49_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_51_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_49_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_50_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_50_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_52_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_51_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_49                       :   IN    std_logic;  -- ufix1
          dout_49_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_49_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_49_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_51                       :   IN    std_logic;  -- ufix1
          dout_50_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_51_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_51_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_54
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_54_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_54_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_50_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_54_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_54_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_55
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_55_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_55_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_56
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_56_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_56_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_54_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_55_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_55_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_56_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_56_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_53_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_53_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_55_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_53_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_54_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_54_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_56_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_55_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block25
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_53                       :   IN    std_logic;  -- ufix1
          dout_53_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_53_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_53_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_55                       :   IN    std_logic;  -- ufix1
          dout_54_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_55_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_55_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_57                       :   IN    std_logic;  -- ufix1
          dout_50_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_50_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_57_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_59                       :   IN    std_logic;  -- ufix1
          dout_52_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_52_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_58
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_58_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_58_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_57_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_58_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_58_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_61                       :   IN    std_logic;  -- ufix1
          dout_54_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_54_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_61_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_4_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_63                       :   IN    std_logic;  -- ufix1
          dout_56_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_56_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_59
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_59_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_59_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_60
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_60_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_60_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_61_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_59_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_59_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_60_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_60_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_57_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_57_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_59_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_57_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_58_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_58_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_60_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_57                       :   IN    std_logic;  -- ufix1
          dout_57_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_57_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_57_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_59                       :   IN    std_logic;  -- ufix1
          dout_58_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_59_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_59_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_62
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_62_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_62_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_58_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_58_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_60_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_62_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_62_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_63
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_63_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_63_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLROM_5_64
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_64_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_64_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT TWDLMULT_SDNF1_5_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          dout_62_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_4_vld                      :   IN    std_logic;
          twdl_5_63_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_63_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_64_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_64_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_61_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_61_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_63_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_61_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF1_5_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          twdlXdin_62_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_62_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_64_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_61                       :   IN    std_logic;  -- ufix1
          dout_61_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_61_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_61_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT RADIX22FFT_SDNF2_6_block30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_60_0                      :   IN    std_logic;
          rotate_63                       :   IN    std_logic;  -- ufix1
          dout_62_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_62_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_vld                      :   IN    std_logic;
          dout_63_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_63_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_64_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : RADIX22FFT_SDNF1_1
    USE ENTITY work.RADIX22FFT_SDNF1_1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block15
    USE ENTITY work.RADIX22FFT_SDNF1_1_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2
    USE ENTITY work.RADIX22FFT_SDNF2_2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block
    USE ENTITY work.RADIX22FFT_SDNF1_1_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block16
    USE ENTITY work.RADIX22FFT_SDNF1_1_block16(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block
    USE ENTITY work.RADIX22FFT_SDNF2_2_block(rtl);

  FOR ALL : TWDLROM_3_2
    USE ENTITY work.TWDLROM_3_2(rtl);

  FOR ALL : TWDLMULT_SDNF1_3
    USE ENTITY work.TWDLMULT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block7
    USE ENTITY work.RADIX22FFT_SDNF1_1_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block23
    USE ENTITY work.RADIX22FFT_SDNF1_1_block23(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block7
    USE ENTITY work.RADIX22FFT_SDNF2_2_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block8
    USE ENTITY work.RADIX22FFT_SDNF1_1_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block24
    USE ENTITY work.RADIX22FFT_SDNF1_1_block24(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block8
    USE ENTITY work.RADIX22FFT_SDNF2_2_block8(rtl);

  FOR ALL : TWDLROM_3_9
    USE ENTITY work.TWDLROM_3_9(rtl);

  FOR ALL : TWDLROM_3_10
    USE ENTITY work.TWDLROM_3_10(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block3
    USE ENTITY work.TWDLMULT_SDNF1_3_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3
    USE ENTITY work.RADIX22FFT_SDNF1_3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block3
    USE ENTITY work.RADIX22FFT_SDNF1_1_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block19
    USE ENTITY work.RADIX22FFT_SDNF1_1_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block3
    USE ENTITY work.RADIX22FFT_SDNF2_2_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block4
    USE ENTITY work.RADIX22FFT_SDNF1_1_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block20
    USE ENTITY work.RADIX22FFT_SDNF1_1_block20(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block4
    USE ENTITY work.RADIX22FFT_SDNF2_2_block4(rtl);

  FOR ALL : TWDLROM_3_5
    USE ENTITY work.TWDLROM_3_5(rtl);

  FOR ALL : TWDLROM_3_6
    USE ENTITY work.TWDLROM_3_6(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block1
    USE ENTITY work.TWDLMULT_SDNF1_3_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block11
    USE ENTITY work.RADIX22FFT_SDNF1_1_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block27
    USE ENTITY work.RADIX22FFT_SDNF1_1_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block11
    USE ENTITY work.RADIX22FFT_SDNF2_2_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block12
    USE ENTITY work.RADIX22FFT_SDNF1_1_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block28
    USE ENTITY work.RADIX22FFT_SDNF1_1_block28(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block12
    USE ENTITY work.RADIX22FFT_SDNF2_2_block12(rtl);

  FOR ALL : TWDLROM_3_13
    USE ENTITY work.TWDLROM_3_13(rtl);

  FOR ALL : TWDLROM_3_14
    USE ENTITY work.TWDLROM_3_14(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block5
    USE ENTITY work.TWDLMULT_SDNF1_3_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block3
    USE ENTITY work.RADIX22FFT_SDNF1_3_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4
    USE ENTITY work.RADIX22FFT_SDNF2_4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block
    USE ENTITY work.RADIX22FFT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block4
    USE ENTITY work.RADIX22FFT_SDNF1_3_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block
    USE ENTITY work.RADIX22FFT_SDNF2_4_block(rtl);

  FOR ALL : TWDLROM_5_2
    USE ENTITY work.TWDLROM_5_2(rtl);

  FOR ALL : TWDLMULT_SDNF1_5
    USE ENTITY work.TWDLMULT_SDNF1_5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block1
    USE ENTITY work.RADIX22FFT_SDNF1_1_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block17
    USE ENTITY work.RADIX22FFT_SDNF1_1_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block1
    USE ENTITY work.RADIX22FFT_SDNF2_2_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block2
    USE ENTITY work.RADIX22FFT_SDNF1_1_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block18
    USE ENTITY work.RADIX22FFT_SDNF1_1_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block2
    USE ENTITY work.RADIX22FFT_SDNF2_2_block2(rtl);

  FOR ALL : TWDLROM_3_3
    USE ENTITY work.TWDLROM_3_3(rtl);

  FOR ALL : TWDLROM_3_4
    USE ENTITY work.TWDLROM_3_4(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block
    USE ENTITY work.TWDLMULT_SDNF1_3_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block9
    USE ENTITY work.RADIX22FFT_SDNF1_1_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block25
    USE ENTITY work.RADIX22FFT_SDNF1_1_block25(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block9
    USE ENTITY work.RADIX22FFT_SDNF2_2_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block10
    USE ENTITY work.RADIX22FFT_SDNF1_1_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block26
    USE ENTITY work.RADIX22FFT_SDNF1_1_block26(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block10
    USE ENTITY work.RADIX22FFT_SDNF2_2_block10(rtl);

  FOR ALL : TWDLROM_3_11
    USE ENTITY work.TWDLROM_3_11(rtl);

  FOR ALL : TWDLROM_3_12
    USE ENTITY work.TWDLROM_3_12(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block4
    USE ENTITY work.TWDLMULT_SDNF1_3_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block1
    USE ENTITY work.RADIX22FFT_SDNF1_3_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block5
    USE ENTITY work.RADIX22FFT_SDNF1_1_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block21
    USE ENTITY work.RADIX22FFT_SDNF1_1_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block5
    USE ENTITY work.RADIX22FFT_SDNF2_2_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block6
    USE ENTITY work.RADIX22FFT_SDNF1_1_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block22
    USE ENTITY work.RADIX22FFT_SDNF1_1_block22(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block6
    USE ENTITY work.RADIX22FFT_SDNF2_2_block6(rtl);

  FOR ALL : TWDLROM_3_7
    USE ENTITY work.TWDLROM_3_7(rtl);

  FOR ALL : TWDLROM_3_8
    USE ENTITY work.TWDLROM_3_8(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block2
    USE ENTITY work.TWDLMULT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block13
    USE ENTITY work.RADIX22FFT_SDNF1_1_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block29
    USE ENTITY work.RADIX22FFT_SDNF1_1_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block13
    USE ENTITY work.RADIX22FFT_SDNF2_2_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block14
    USE ENTITY work.RADIX22FFT_SDNF1_1_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF1_1_block30
    USE ENTITY work.RADIX22FFT_SDNF1_1_block30(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block14
    USE ENTITY work.RADIX22FFT_SDNF2_2_block14(rtl);

  FOR ALL : TWDLROM_3_15
    USE ENTITY work.TWDLROM_3_15(rtl);

  FOR ALL : TWDLROM_3_16
    USE ENTITY work.TWDLROM_3_16(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block6
    USE ENTITY work.TWDLMULT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block5
    USE ENTITY work.RADIX22FFT_SDNF1_3_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block1
    USE ENTITY work.RADIX22FFT_SDNF2_4_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block2
    USE ENTITY work.RADIX22FFT_SDNF1_3_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block6
    USE ENTITY work.RADIX22FFT_SDNF1_3_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block2
    USE ENTITY work.RADIX22FFT_SDNF2_4_block2(rtl);

  FOR ALL : TWDLROM_5_3
    USE ENTITY work.TWDLROM_5_3(rtl);

  FOR ALL : TWDLROM_5_4
    USE ENTITY work.TWDLROM_5_4(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block
    USE ENTITY work.TWDLMULT_SDNF1_5_block(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5
    USE ENTITY work.RADIX22FFT_SDNF1_5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block
    USE ENTITY work.RADIX22FFT_SDNF1_5_block(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6
    USE ENTITY work.RADIX22FFT_SDNF2_6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block
    USE ENTITY work.RADIX22FFT_SDNF2_6_block(rtl);

  FOR ALL : TWDLROM_5_6
    USE ENTITY work.TWDLROM_5_6(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block1
    USE ENTITY work.TWDLMULT_SDNF1_5_block1(rtl);

  FOR ALL : TWDLROM_5_7
    USE ENTITY work.TWDLROM_5_7(rtl);

  FOR ALL : TWDLROM_5_8
    USE ENTITY work.TWDLROM_5_8(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block2
    USE ENTITY work.TWDLMULT_SDNF1_5_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block1
    USE ENTITY work.RADIX22FFT_SDNF1_5_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block2
    USE ENTITY work.RADIX22FFT_SDNF1_5_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block1
    USE ENTITY work.RADIX22FFT_SDNF2_6_block1(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block2
    USE ENTITY work.RADIX22FFT_SDNF2_6_block2(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block3
    USE ENTITY work.RADIX22FFT_SDNF2_4_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block4
    USE ENTITY work.RADIX22FFT_SDNF2_4_block4(rtl);

  FOR ALL : TWDLROM_5_10
    USE ENTITY work.TWDLROM_5_10(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block3
    USE ENTITY work.TWDLMULT_SDNF1_5_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block5
    USE ENTITY work.RADIX22FFT_SDNF2_4_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block6
    USE ENTITY work.RADIX22FFT_SDNF2_4_block6(rtl);

  FOR ALL : TWDLROM_5_11
    USE ENTITY work.TWDLROM_5_11(rtl);

  FOR ALL : TWDLROM_5_12
    USE ENTITY work.TWDLROM_5_12(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block4
    USE ENTITY work.TWDLMULT_SDNF1_5_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block3
    USE ENTITY work.RADIX22FFT_SDNF1_5_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block4
    USE ENTITY work.RADIX22FFT_SDNF1_5_block4(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block3
    USE ENTITY work.RADIX22FFT_SDNF2_6_block3(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block4
    USE ENTITY work.RADIX22FFT_SDNF2_6_block4(rtl);

  FOR ALL : TWDLROM_5_14
    USE ENTITY work.TWDLROM_5_14(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block5
    USE ENTITY work.TWDLMULT_SDNF1_5_block5(rtl);

  FOR ALL : TWDLROM_5_15
    USE ENTITY work.TWDLROM_5_15(rtl);

  FOR ALL : TWDLROM_5_16
    USE ENTITY work.TWDLROM_5_16(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block6
    USE ENTITY work.TWDLMULT_SDNF1_5_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block5
    USE ENTITY work.RADIX22FFT_SDNF1_5_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block6
    USE ENTITY work.RADIX22FFT_SDNF1_5_block6(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block5
    USE ENTITY work.RADIX22FFT_SDNF2_6_block5(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block6
    USE ENTITY work.RADIX22FFT_SDNF2_6_block6(rtl);

  FOR ALL : TWDLROM_3_18
    USE ENTITY work.TWDLROM_3_18(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block7
    USE ENTITY work.TWDLMULT_SDNF1_3_block7(rtl);

  FOR ALL : TWDLROM_3_25
    USE ENTITY work.TWDLROM_3_25(rtl);

  FOR ALL : TWDLROM_3_26
    USE ENTITY work.TWDLROM_3_26(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block11
    USE ENTITY work.TWDLMULT_SDNF1_3_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block7
    USE ENTITY work.RADIX22FFT_SDNF1_3_block7(rtl);

  FOR ALL : TWDLROM_3_21
    USE ENTITY work.TWDLROM_3_21(rtl);

  FOR ALL : TWDLROM_3_22
    USE ENTITY work.TWDLROM_3_22(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block9
    USE ENTITY work.TWDLMULT_SDNF1_3_block9(rtl);

  FOR ALL : TWDLROM_3_29
    USE ENTITY work.TWDLROM_3_29(rtl);

  FOR ALL : TWDLROM_3_30
    USE ENTITY work.TWDLROM_3_30(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block13
    USE ENTITY work.TWDLMULT_SDNF1_3_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block11
    USE ENTITY work.RADIX22FFT_SDNF1_3_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block7
    USE ENTITY work.RADIX22FFT_SDNF2_4_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block8
    USE ENTITY work.RADIX22FFT_SDNF1_3_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block12
    USE ENTITY work.RADIX22FFT_SDNF1_3_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block8
    USE ENTITY work.RADIX22FFT_SDNF2_4_block8(rtl);

  FOR ALL : TWDLROM_5_18
    USE ENTITY work.TWDLROM_5_18(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block7
    USE ENTITY work.TWDLMULT_SDNF1_5_block7(rtl);

  FOR ALL : TWDLROM_3_19
    USE ENTITY work.TWDLROM_3_19(rtl);

  FOR ALL : TWDLROM_3_20
    USE ENTITY work.TWDLROM_3_20(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block8
    USE ENTITY work.TWDLMULT_SDNF1_3_block8(rtl);

  FOR ALL : TWDLROM_3_27
    USE ENTITY work.TWDLROM_3_27(rtl);

  FOR ALL : TWDLROM_3_28
    USE ENTITY work.TWDLROM_3_28(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block12
    USE ENTITY work.TWDLMULT_SDNF1_3_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block9
    USE ENTITY work.RADIX22FFT_SDNF1_3_block9(rtl);

  FOR ALL : TWDLROM_3_23
    USE ENTITY work.TWDLROM_3_23(rtl);

  FOR ALL : TWDLROM_3_24
    USE ENTITY work.TWDLROM_3_24(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block10
    USE ENTITY work.TWDLMULT_SDNF1_3_block10(rtl);

  FOR ALL : TWDLROM_3_31
    USE ENTITY work.TWDLROM_3_31(rtl);

  FOR ALL : TWDLROM_3_32
    USE ENTITY work.TWDLROM_3_32(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block14
    USE ENTITY work.TWDLMULT_SDNF1_3_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block13
    USE ENTITY work.RADIX22FFT_SDNF1_3_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block9
    USE ENTITY work.RADIX22FFT_SDNF2_4_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block10
    USE ENTITY work.RADIX22FFT_SDNF1_3_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block14
    USE ENTITY work.RADIX22FFT_SDNF1_3_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block10
    USE ENTITY work.RADIX22FFT_SDNF2_4_block10(rtl);

  FOR ALL : TWDLROM_5_19
    USE ENTITY work.TWDLROM_5_19(rtl);

  FOR ALL : TWDLROM_5_20
    USE ENTITY work.TWDLROM_5_20(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block8
    USE ENTITY work.TWDLMULT_SDNF1_5_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block7
    USE ENTITY work.RADIX22FFT_SDNF1_5_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block8
    USE ENTITY work.RADIX22FFT_SDNF1_5_block8(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block7
    USE ENTITY work.RADIX22FFT_SDNF2_6_block7(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block8
    USE ENTITY work.RADIX22FFT_SDNF2_6_block8(rtl);

  FOR ALL : TWDLROM_5_22
    USE ENTITY work.TWDLROM_5_22(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block9
    USE ENTITY work.TWDLMULT_SDNF1_5_block9(rtl);

  FOR ALL : TWDLROM_5_23
    USE ENTITY work.TWDLROM_5_23(rtl);

  FOR ALL : TWDLROM_5_24
    USE ENTITY work.TWDLROM_5_24(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block10
    USE ENTITY work.TWDLMULT_SDNF1_5_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block9
    USE ENTITY work.RADIX22FFT_SDNF1_5_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block10
    USE ENTITY work.RADIX22FFT_SDNF1_5_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block9
    USE ENTITY work.RADIX22FFT_SDNF2_6_block9(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block10
    USE ENTITY work.RADIX22FFT_SDNF2_6_block10(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block11
    USE ENTITY work.RADIX22FFT_SDNF2_4_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block12
    USE ENTITY work.RADIX22FFT_SDNF2_4_block12(rtl);

  FOR ALL : TWDLROM_5_26
    USE ENTITY work.TWDLROM_5_26(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block11
    USE ENTITY work.TWDLMULT_SDNF1_5_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block13
    USE ENTITY work.RADIX22FFT_SDNF2_4_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block14
    USE ENTITY work.RADIX22FFT_SDNF2_4_block14(rtl);

  FOR ALL : TWDLROM_5_27
    USE ENTITY work.TWDLROM_5_27(rtl);

  FOR ALL : TWDLROM_5_28
    USE ENTITY work.TWDLROM_5_28(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block12
    USE ENTITY work.TWDLMULT_SDNF1_5_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block11
    USE ENTITY work.RADIX22FFT_SDNF1_5_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block12
    USE ENTITY work.RADIX22FFT_SDNF1_5_block12(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block11
    USE ENTITY work.RADIX22FFT_SDNF2_6_block11(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block12
    USE ENTITY work.RADIX22FFT_SDNF2_6_block12(rtl);

  FOR ALL : TWDLROM_5_30
    USE ENTITY work.TWDLROM_5_30(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block13
    USE ENTITY work.TWDLMULT_SDNF1_5_block13(rtl);

  FOR ALL : TWDLROM_5_31
    USE ENTITY work.TWDLROM_5_31(rtl);

  FOR ALL : TWDLROM_5_32
    USE ENTITY work.TWDLROM_5_32(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block14
    USE ENTITY work.TWDLMULT_SDNF1_5_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block13
    USE ENTITY work.RADIX22FFT_SDNF1_5_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block14
    USE ENTITY work.RADIX22FFT_SDNF1_5_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block13
    USE ENTITY work.RADIX22FFT_SDNF2_6_block13(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block14
    USE ENTITY work.RADIX22FFT_SDNF2_6_block14(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block15
    USE ENTITY work.RADIX22FFT_SDNF2_2_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block16
    USE ENTITY work.RADIX22FFT_SDNF2_2_block16(rtl);

  FOR ALL : TWDLROM_3_34
    USE ENTITY work.TWDLROM_3_34(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block15
    USE ENTITY work.TWDLMULT_SDNF1_3_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block23
    USE ENTITY work.RADIX22FFT_SDNF2_2_block23(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block24
    USE ENTITY work.RADIX22FFT_SDNF2_2_block24(rtl);

  FOR ALL : TWDLROM_3_41
    USE ENTITY work.TWDLROM_3_41(rtl);

  FOR ALL : TWDLROM_3_42
    USE ENTITY work.TWDLROM_3_42(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block19
    USE ENTITY work.TWDLMULT_SDNF1_3_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block15
    USE ENTITY work.RADIX22FFT_SDNF1_3_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block19
    USE ENTITY work.RADIX22FFT_SDNF2_2_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block20
    USE ENTITY work.RADIX22FFT_SDNF2_2_block20(rtl);

  FOR ALL : TWDLROM_3_37
    USE ENTITY work.TWDLROM_3_37(rtl);

  FOR ALL : TWDLROM_3_38
    USE ENTITY work.TWDLROM_3_38(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block17
    USE ENTITY work.TWDLMULT_SDNF1_3_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block27
    USE ENTITY work.RADIX22FFT_SDNF2_2_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block28
    USE ENTITY work.RADIX22FFT_SDNF2_2_block28(rtl);

  FOR ALL : TWDLROM_3_45
    USE ENTITY work.TWDLROM_3_45(rtl);

  FOR ALL : TWDLROM_3_46
    USE ENTITY work.TWDLROM_3_46(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block21
    USE ENTITY work.TWDLMULT_SDNF1_3_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block19
    USE ENTITY work.RADIX22FFT_SDNF1_3_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block15
    USE ENTITY work.RADIX22FFT_SDNF2_4_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block16
    USE ENTITY work.RADIX22FFT_SDNF1_3_block16(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block20
    USE ENTITY work.RADIX22FFT_SDNF1_3_block20(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block16
    USE ENTITY work.RADIX22FFT_SDNF2_4_block16(rtl);

  FOR ALL : TWDLROM_5_34
    USE ENTITY work.TWDLROM_5_34(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block15
    USE ENTITY work.TWDLMULT_SDNF1_5_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block17
    USE ENTITY work.RADIX22FFT_SDNF2_2_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block18
    USE ENTITY work.RADIX22FFT_SDNF2_2_block18(rtl);

  FOR ALL : TWDLROM_3_35
    USE ENTITY work.TWDLROM_3_35(rtl);

  FOR ALL : TWDLROM_3_36
    USE ENTITY work.TWDLROM_3_36(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block16
    USE ENTITY work.TWDLMULT_SDNF1_3_block16(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block25
    USE ENTITY work.RADIX22FFT_SDNF2_2_block25(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block26
    USE ENTITY work.RADIX22FFT_SDNF2_2_block26(rtl);

  FOR ALL : TWDLROM_3_43
    USE ENTITY work.TWDLROM_3_43(rtl);

  FOR ALL : TWDLROM_3_44
    USE ENTITY work.TWDLROM_3_44(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block20
    USE ENTITY work.TWDLMULT_SDNF1_3_block20(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block17
    USE ENTITY work.RADIX22FFT_SDNF1_3_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block21
    USE ENTITY work.RADIX22FFT_SDNF2_2_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block22
    USE ENTITY work.RADIX22FFT_SDNF2_2_block22(rtl);

  FOR ALL : TWDLROM_3_39
    USE ENTITY work.TWDLROM_3_39(rtl);

  FOR ALL : TWDLROM_3_40
    USE ENTITY work.TWDLROM_3_40(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block18
    USE ENTITY work.TWDLMULT_SDNF1_3_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block29
    USE ENTITY work.RADIX22FFT_SDNF2_2_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF2_2_block30
    USE ENTITY work.RADIX22FFT_SDNF2_2_block30(rtl);

  FOR ALL : TWDLROM_3_47
    USE ENTITY work.TWDLROM_3_47(rtl);

  FOR ALL : TWDLROM_3_48
    USE ENTITY work.TWDLROM_3_48(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block22
    USE ENTITY work.TWDLMULT_SDNF1_3_block22(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block21
    USE ENTITY work.RADIX22FFT_SDNF1_3_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block17
    USE ENTITY work.RADIX22FFT_SDNF2_4_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block18
    USE ENTITY work.RADIX22FFT_SDNF1_3_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block22
    USE ENTITY work.RADIX22FFT_SDNF1_3_block22(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block18
    USE ENTITY work.RADIX22FFT_SDNF2_4_block18(rtl);

  FOR ALL : TWDLROM_5_35
    USE ENTITY work.TWDLROM_5_35(rtl);

  FOR ALL : TWDLROM_5_36
    USE ENTITY work.TWDLROM_5_36(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block16
    USE ENTITY work.TWDLMULT_SDNF1_5_block16(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block15
    USE ENTITY work.RADIX22FFT_SDNF1_5_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block16
    USE ENTITY work.RADIX22FFT_SDNF1_5_block16(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block15
    USE ENTITY work.RADIX22FFT_SDNF2_6_block15(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block16
    USE ENTITY work.RADIX22FFT_SDNF2_6_block16(rtl);

  FOR ALL : TWDLROM_5_38
    USE ENTITY work.TWDLROM_5_38(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block17
    USE ENTITY work.TWDLMULT_SDNF1_5_block17(rtl);

  FOR ALL : TWDLROM_5_39
    USE ENTITY work.TWDLROM_5_39(rtl);

  FOR ALL : TWDLROM_5_40
    USE ENTITY work.TWDLROM_5_40(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block18
    USE ENTITY work.TWDLMULT_SDNF1_5_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block17
    USE ENTITY work.RADIX22FFT_SDNF1_5_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block18
    USE ENTITY work.RADIX22FFT_SDNF1_5_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block17
    USE ENTITY work.RADIX22FFT_SDNF2_6_block17(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block18
    USE ENTITY work.RADIX22FFT_SDNF2_6_block18(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block19
    USE ENTITY work.RADIX22FFT_SDNF2_4_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block20
    USE ENTITY work.RADIX22FFT_SDNF2_4_block20(rtl);

  FOR ALL : TWDLROM_5_42
    USE ENTITY work.TWDLROM_5_42(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block19
    USE ENTITY work.TWDLMULT_SDNF1_5_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block21
    USE ENTITY work.RADIX22FFT_SDNF2_4_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block22
    USE ENTITY work.RADIX22FFT_SDNF2_4_block22(rtl);

  FOR ALL : TWDLROM_5_43
    USE ENTITY work.TWDLROM_5_43(rtl);

  FOR ALL : TWDLROM_5_44
    USE ENTITY work.TWDLROM_5_44(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block20
    USE ENTITY work.TWDLMULT_SDNF1_5_block20(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block19
    USE ENTITY work.RADIX22FFT_SDNF1_5_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block20
    USE ENTITY work.RADIX22FFT_SDNF1_5_block20(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block19
    USE ENTITY work.RADIX22FFT_SDNF2_6_block19(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block20
    USE ENTITY work.RADIX22FFT_SDNF2_6_block20(rtl);

  FOR ALL : TWDLROM_5_46
    USE ENTITY work.TWDLROM_5_46(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block21
    USE ENTITY work.TWDLMULT_SDNF1_5_block21(rtl);

  FOR ALL : TWDLROM_5_47
    USE ENTITY work.TWDLROM_5_47(rtl);

  FOR ALL : TWDLROM_5_48
    USE ENTITY work.TWDLROM_5_48(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block22
    USE ENTITY work.TWDLMULT_SDNF1_5_block22(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block21
    USE ENTITY work.RADIX22FFT_SDNF1_5_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block22
    USE ENTITY work.RADIX22FFT_SDNF1_5_block22(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block21
    USE ENTITY work.RADIX22FFT_SDNF2_6_block21(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block22
    USE ENTITY work.RADIX22FFT_SDNF2_6_block22(rtl);

  FOR ALL : TWDLROM_3_50
    USE ENTITY work.TWDLROM_3_50(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block23
    USE ENTITY work.TWDLMULT_SDNF1_3_block23(rtl);

  FOR ALL : TWDLROM_3_57
    USE ENTITY work.TWDLROM_3_57(rtl);

  FOR ALL : TWDLROM_3_58
    USE ENTITY work.TWDLROM_3_58(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block27
    USE ENTITY work.TWDLMULT_SDNF1_3_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block23
    USE ENTITY work.RADIX22FFT_SDNF1_3_block23(rtl);

  FOR ALL : TWDLROM_3_53
    USE ENTITY work.TWDLROM_3_53(rtl);

  FOR ALL : TWDLROM_3_54
    USE ENTITY work.TWDLROM_3_54(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block25
    USE ENTITY work.TWDLMULT_SDNF1_3_block25(rtl);

  FOR ALL : TWDLROM_3_61
    USE ENTITY work.TWDLROM_3_61(rtl);

  FOR ALL : TWDLROM_3_62
    USE ENTITY work.TWDLROM_3_62(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block29
    USE ENTITY work.TWDLMULT_SDNF1_3_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block27
    USE ENTITY work.RADIX22FFT_SDNF1_3_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block23
    USE ENTITY work.RADIX22FFT_SDNF2_4_block23(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block24
    USE ENTITY work.RADIX22FFT_SDNF1_3_block24(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block28
    USE ENTITY work.RADIX22FFT_SDNF1_3_block28(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block24
    USE ENTITY work.RADIX22FFT_SDNF2_4_block24(rtl);

  FOR ALL : TWDLROM_5_50
    USE ENTITY work.TWDLROM_5_50(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block23
    USE ENTITY work.TWDLMULT_SDNF1_5_block23(rtl);

  FOR ALL : TWDLROM_3_51
    USE ENTITY work.TWDLROM_3_51(rtl);

  FOR ALL : TWDLROM_3_52
    USE ENTITY work.TWDLROM_3_52(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block24
    USE ENTITY work.TWDLMULT_SDNF1_3_block24(rtl);

  FOR ALL : TWDLROM_3_59
    USE ENTITY work.TWDLROM_3_59(rtl);

  FOR ALL : TWDLROM_3_60
    USE ENTITY work.TWDLROM_3_60(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block28
    USE ENTITY work.TWDLMULT_SDNF1_3_block28(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block25
    USE ENTITY work.RADIX22FFT_SDNF1_3_block25(rtl);

  FOR ALL : TWDLROM_3_55
    USE ENTITY work.TWDLROM_3_55(rtl);

  FOR ALL : TWDLROM_3_56
    USE ENTITY work.TWDLROM_3_56(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block26
    USE ENTITY work.TWDLMULT_SDNF1_3_block26(rtl);

  FOR ALL : TWDLROM_3_63
    USE ENTITY work.TWDLROM_3_63(rtl);

  FOR ALL : TWDLROM_3_64
    USE ENTITY work.TWDLROM_3_64(rtl);

  FOR ALL : TWDLMULT_SDNF1_3_block30
    USE ENTITY work.TWDLMULT_SDNF1_3_block30(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block29
    USE ENTITY work.RADIX22FFT_SDNF1_3_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block25
    USE ENTITY work.RADIX22FFT_SDNF2_4_block25(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block26
    USE ENTITY work.RADIX22FFT_SDNF1_3_block26(rtl);

  FOR ALL : RADIX22FFT_SDNF1_3_block30
    USE ENTITY work.RADIX22FFT_SDNF1_3_block30(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block26
    USE ENTITY work.RADIX22FFT_SDNF2_4_block26(rtl);

  FOR ALL : TWDLROM_5_51
    USE ENTITY work.TWDLROM_5_51(rtl);

  FOR ALL : TWDLROM_5_52
    USE ENTITY work.TWDLROM_5_52(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block24
    USE ENTITY work.TWDLMULT_SDNF1_5_block24(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block23
    USE ENTITY work.RADIX22FFT_SDNF1_5_block23(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block24
    USE ENTITY work.RADIX22FFT_SDNF1_5_block24(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block23
    USE ENTITY work.RADIX22FFT_SDNF2_6_block23(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block24
    USE ENTITY work.RADIX22FFT_SDNF2_6_block24(rtl);

  FOR ALL : TWDLROM_5_54
    USE ENTITY work.TWDLROM_5_54(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block25
    USE ENTITY work.TWDLMULT_SDNF1_5_block25(rtl);

  FOR ALL : TWDLROM_5_55
    USE ENTITY work.TWDLROM_5_55(rtl);

  FOR ALL : TWDLROM_5_56
    USE ENTITY work.TWDLROM_5_56(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block26
    USE ENTITY work.TWDLMULT_SDNF1_5_block26(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block25
    USE ENTITY work.RADIX22FFT_SDNF1_5_block25(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block26
    USE ENTITY work.RADIX22FFT_SDNF1_5_block26(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block25
    USE ENTITY work.RADIX22FFT_SDNF2_6_block25(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block26
    USE ENTITY work.RADIX22FFT_SDNF2_6_block26(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block27
    USE ENTITY work.RADIX22FFT_SDNF2_4_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block28
    USE ENTITY work.RADIX22FFT_SDNF2_4_block28(rtl);

  FOR ALL : TWDLROM_5_58
    USE ENTITY work.TWDLROM_5_58(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block27
    USE ENTITY work.TWDLMULT_SDNF1_5_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block29
    USE ENTITY work.RADIX22FFT_SDNF2_4_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF2_4_block30
    USE ENTITY work.RADIX22FFT_SDNF2_4_block30(rtl);

  FOR ALL : TWDLROM_5_59
    USE ENTITY work.TWDLROM_5_59(rtl);

  FOR ALL : TWDLROM_5_60
    USE ENTITY work.TWDLROM_5_60(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block28
    USE ENTITY work.TWDLMULT_SDNF1_5_block28(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block27
    USE ENTITY work.RADIX22FFT_SDNF1_5_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block28
    USE ENTITY work.RADIX22FFT_SDNF1_5_block28(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block27
    USE ENTITY work.RADIX22FFT_SDNF2_6_block27(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block28
    USE ENTITY work.RADIX22FFT_SDNF2_6_block28(rtl);

  FOR ALL : TWDLROM_5_62
    USE ENTITY work.TWDLROM_5_62(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block29
    USE ENTITY work.TWDLMULT_SDNF1_5_block29(rtl);

  FOR ALL : TWDLROM_5_63
    USE ENTITY work.TWDLROM_5_63(rtl);

  FOR ALL : TWDLROM_5_64
    USE ENTITY work.TWDLROM_5_64(rtl);

  FOR ALL : TWDLMULT_SDNF1_5_block30
    USE ENTITY work.TWDLMULT_SDNF1_5_block30(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block29
    USE ENTITY work.RADIX22FFT_SDNF1_5_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF1_5_block30
    USE ENTITY work.RADIX22FFT_SDNF1_5_block30(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block29
    USE ENTITY work.RADIX22FFT_SDNF2_6_block29(rtl);

  FOR ALL : RADIX22FFT_SDNF2_6_block30
    USE ENTITY work.RADIX22FFT_SDNF2_6_block30(rtl);

  -- Signals
  SIGNAL dataIn_re_signed                 : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL dataIn_im_signed                 : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL rotate_1                         : std_logic;  -- ufix1
  SIGNAL rotate_1_1                       : std_logic;  -- ufix1
  SIGNAL rotate_1_2                       : std_logic;  -- ufix1
  SIGNAL dout_1_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_vld                       : std_logic;
  SIGNAL dout_33_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_vld                       : std_logic;
  SIGNAL rotate_3                         : std_logic;  -- ufix1
  SIGNAL dout_3_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_2_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_2_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_vld                   : std_logic;
  SIGNAL rotate_17                        : std_logic;  -- ufix1
  SIGNAL dout_17_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_19                        : std_logic;  -- ufix1
  SIGNAL dout_19_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_9_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_9_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_10_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_10_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_vld_1                     : std_logic;
  SIGNAL rotate_9                         : std_logic;  -- ufix1
  SIGNAL dout_9_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_11                        : std_logic;  -- ufix1
  SIGNAL dout_11_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_5_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_5_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_6_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_6_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_25                        : std_logic;  -- ufix1
  SIGNAL dout_25_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_27                        : std_logic;  -- ufix1
  SIGNAL dout_27_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_13_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_13_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_14_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_14_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_vld                       : std_logic;
  SIGNAL rotate_3_1                       : std_logic;  -- ufix1
  SIGNAL dout_3_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_2_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_2_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_vld_1                 : std_logic;
  SIGNAL rotate_5                         : std_logic;  -- ufix1
  SIGNAL rotate_5_1                       : std_logic;  -- ufix1
  SIGNAL dout_5_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_7                         : std_logic;  -- ufix1
  SIGNAL dout_7_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_3_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_3_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_4_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_4_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_21                        : std_logic;  -- ufix1
  SIGNAL dout_21_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_23                        : std_logic;  -- ufix1
  SIGNAL dout_23_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_11_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_11_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_12_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_12_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_13                        : std_logic;  -- ufix1
  SIGNAL dout_13_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_15                        : std_logic;  -- ufix1
  SIGNAL dout_15_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_7_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_7_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_8_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_8_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_29                        : std_logic;  -- ufix1
  SIGNAL dout_29_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_31                        : std_logic;  -- ufix1
  SIGNAL dout_31_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_15_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_15_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_16_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_16_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_7_1                       : std_logic;  -- ufix1
  SIGNAL dout_7_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_3_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_3_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_4_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_4_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_vld_2                     : std_logic;
  SIGNAL dout_3_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_3_2                       : std_logic;  -- ufix1
  SIGNAL rotate_5_2                       : std_logic;  -- ufix1
  SIGNAL twdl_5_6_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_6_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_7_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_7_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_8_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_8_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_7_2                       : std_logic;  -- ufix1
  SIGNAL rotate_9_1                       : std_logic;  -- ufix1
  SIGNAL rotate_9_2                       : std_logic;  -- ufix1
  SIGNAL dout_9_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_11_1                      : std_logic;  -- ufix1
  SIGNAL dout_11_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_10_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_10_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_re_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_im_1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_13_1                      : std_logic;  -- ufix1
  SIGNAL dout_13_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_15_1                      : std_logic;  -- ufix1
  SIGNAL dout_15_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_11_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_11_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_12_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_12_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_11_2                      : std_logic;  -- ufix1
  SIGNAL rotate_13_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_14_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_14_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_15_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_15_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_16_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_16_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_15_2                      : std_logic;  -- ufix1
  SIGNAL rotate_17_1                      : std_logic;  -- ufix1
  SIGNAL rotate_17_2                      : std_logic;  -- ufix1
  SIGNAL twdl_3_18_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_18_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_25_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_25_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_26_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_26_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_21_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_21_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_22_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_22_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_29_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_29_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_30_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_30_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_19_1                      : std_logic;  -- ufix1
  SIGNAL dout_19_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_18_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_18_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_21_1                      : std_logic;  -- ufix1
  SIGNAL twdl_3_19_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_19_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_20_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_20_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_27_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_27_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_28_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_28_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_23_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_23_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_24_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_24_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_31_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_31_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_32_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_32_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_23_1                      : std_logic;  -- ufix1
  SIGNAL dout_23_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_19_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_19_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_20_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_20_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_19_2                      : std_logic;  -- ufix1
  SIGNAL rotate_21_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_22_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_22_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_23_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_23_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_24_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_24_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_23_2                      : std_logic;  -- ufix1
  SIGNAL rotate_25_1                      : std_logic;  -- ufix1
  SIGNAL rotate_25_2                      : std_logic;  -- ufix1
  SIGNAL dout_25_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_27_1                      : std_logic;  -- ufix1
  SIGNAL dout_27_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_26_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_26_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_29_1                      : std_logic;  -- ufix1
  SIGNAL dout_29_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_31_1                      : std_logic;  -- ufix1
  SIGNAL dout_31_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_27_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_27_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_28_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_28_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_27_2                      : std_logic;  -- ufix1
  SIGNAL rotate_29_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_30_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_30_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_31_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_31_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_32_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_32_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_31_2                      : std_logic;  -- ufix1
  SIGNAL rotate_33                        : std_logic;  -- ufix1
  SIGNAL rotate_33_1                      : std_logic;  -- ufix1
  SIGNAL rotate_33_2                      : std_logic;  -- ufix1
  SIGNAL dout_33_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_35                        : std_logic;  -- ufix1
  SIGNAL dout_35_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_34_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_34_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_33_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_33_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_34_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_34_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_49                        : std_logic;  -- ufix1
  SIGNAL dout_49_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_51                        : std_logic;  -- ufix1
  SIGNAL dout_51_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_41_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_41_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_42_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_42_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_41_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_41_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_42_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_42_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_41                        : std_logic;  -- ufix1
  SIGNAL dout_41_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_43                        : std_logic;  -- ufix1
  SIGNAL dout_43_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_37_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_37_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_38_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_38_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_37_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_37_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_38_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_38_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_57                        : std_logic;  -- ufix1
  SIGNAL dout_57_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_59                        : std_logic;  -- ufix1
  SIGNAL dout_59_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_45_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_45_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_46_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_46_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_45_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_45_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_46_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_46_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_35_1                      : std_logic;  -- ufix1
  SIGNAL dout_35_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_34_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_34_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_33_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_33_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_34_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_34_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_37                        : std_logic;  -- ufix1
  SIGNAL rotate_37_1                      : std_logic;  -- ufix1
  SIGNAL dout_37_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_39                        : std_logic;  -- ufix1
  SIGNAL dout_39_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_35_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_35_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_36_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_36_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_35_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_35_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_36_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_36_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_53                        : std_logic;  -- ufix1
  SIGNAL dout_53_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_55                        : std_logic;  -- ufix1
  SIGNAL dout_55_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_43_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_43_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_44_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_44_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_43_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_43_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_44_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_44_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_45                        : std_logic;  -- ufix1
  SIGNAL dout_45_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_47                        : std_logic;  -- ufix1
  SIGNAL dout_47_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_39_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_39_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_40_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_40_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_39_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_39_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_40_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_40_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_61                        : std_logic;  -- ufix1
  SIGNAL dout_61_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_63                        : std_logic;  -- ufix1
  SIGNAL dout_63_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_47_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_47_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_48_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_48_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_47_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_47_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_48_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_48_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_39_1                      : std_logic;  -- ufix1
  SIGNAL dout_39_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_35_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_35_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_36_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_36_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_35_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_35_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_36_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_36_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_33_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_34_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_35_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_36_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_35_2                      : std_logic;  -- ufix1
  SIGNAL rotate_37_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_38_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_38_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_37_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_37_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_38_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_38_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_39_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_39_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_40_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_40_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_39_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_39_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_40_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_40_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_37_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_38_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_39_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_40_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_39_2                      : std_logic;  -- ufix1
  SIGNAL rotate_41_1                      : std_logic;  -- ufix1
  SIGNAL rotate_41_2                      : std_logic;  -- ufix1
  SIGNAL dout_41_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_43_1                      : std_logic;  -- ufix1
  SIGNAL dout_43_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_42_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_42_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_41_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_41_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_42_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_42_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_45_1                      : std_logic;  -- ufix1
  SIGNAL dout_45_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_47_1                      : std_logic;  -- ufix1
  SIGNAL dout_47_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_43_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_43_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_44_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_44_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_43_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_43_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_44_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_44_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_41_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_42_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_43_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_44_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_43_2                      : std_logic;  -- ufix1
  SIGNAL rotate_45_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_46_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_46_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_45_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_45_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_46_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_46_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_47_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_47_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_48_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_48_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_47_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_47_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_48_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_48_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_45_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_46_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_47_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_48_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_47_2                      : std_logic;  -- ufix1
  SIGNAL rotate_49_1                      : std_logic;  -- ufix1
  SIGNAL rotate_49_2                      : std_logic;  -- ufix1
  SIGNAL twdl_3_50_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_50_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_49_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_49_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_50_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_50_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_57_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_57_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_58_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_58_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_57_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_57_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_58_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_58_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_53_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_53_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_54_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_54_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_53_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_53_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_54_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_54_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_61_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_61_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_62_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_62_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_61_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_61_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_62_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_62_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_51_1                      : std_logic;  -- ufix1
  SIGNAL dout_51_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_50_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_50_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_49_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_49_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_50_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_50_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_53_1                      : std_logic;  -- ufix1
  SIGNAL twdl_3_51_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_51_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_52_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_52_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_51_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_51_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_52_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_52_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_59_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_59_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_60_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_60_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_59_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_59_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_60_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_60_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_55_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_55_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_56_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_56_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_55_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_55_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_56_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_56_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_63_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_63_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_64_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_64_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_63_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_63_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_64_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_64_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_55_1                      : std_logic;  -- ufix1
  SIGNAL dout_55_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_51_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_51_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_52_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_52_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_51_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_51_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_52_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_52_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_49_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_50_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_51_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_52_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_51_2                      : std_logic;  -- ufix1
  SIGNAL rotate_53_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_54_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_54_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_53_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_53_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_54_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_54_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_55_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_55_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_56_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_56_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_55_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_55_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_56_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_56_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_53_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_54_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_55_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_56_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_55_2                      : std_logic;  -- ufix1
  SIGNAL rotate_57_1                      : std_logic;  -- ufix1
  SIGNAL rotate_57_2                      : std_logic;  -- ufix1
  SIGNAL dout_57_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_59_1                      : std_logic;  -- ufix1
  SIGNAL dout_59_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_58_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_58_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_57_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_57_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_58_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_58_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_61_1                      : std_logic;  -- ufix1
  SIGNAL dout_61_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_63_1                      : std_logic;  -- ufix1
  SIGNAL dout_63_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_59_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_59_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_60_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_60_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_59_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_59_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_60_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_60_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_57_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_58_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_59_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_60_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_59_2                      : std_logic;  -- ufix1
  SIGNAL rotate_61_2                      : std_logic;  -- ufix1
  SIGNAL twdl_5_62_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_62_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_61_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_61_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_62_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_62_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_63_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_63_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_64_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_64_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_63_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_63_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_64_re_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_64_im_1                 : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_61_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_62_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_63_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_re_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_64_im_4                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_63_2                      : std_logic;  -- ufix1
  SIGNAL dataOut_re_tmp                   : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL dataOut_im_tmp                   : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]

BEGIN
  u_SDNF1_1_1 : RADIX22FFT_SDNF1_1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_1_re => dataIn_im_signed(0),  -- sfix16_En14
              twdlXdin_1_im => dataIn_re_signed(0),  -- sfix16_En14
              twdlXdin_33_re => dataIn_im_signed(32),  -- sfix16_En14
              twdlXdin_33_im => dataIn_re_signed(32),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_1_re => dout_1_re,  -- sfix16_En14
              dout_1_im => dout_1_im,  -- sfix16_En14
              dout_2_re => dout_2_re,  -- sfix16_En14
              dout_2_im => dout_2_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld
              );

  u_SDNF1_1_33 : RADIX22FFT_SDNF1_1_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_17_re => dataIn_im_signed(16),  -- sfix16_En14
              twdlXdin_17_im => dataIn_re_signed(16),  -- sfix16_En14
              twdlXdin_49_re => dataIn_im_signed(48),  -- sfix16_En14
              twdlXdin_49_im => dataIn_re_signed(48),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_33_re => dout_33_re,  -- sfix16_En14
              dout_33_im => dout_33_im,  -- sfix16_En14
              dout_34_re => dout_34_re,  -- sfix16_En14
              dout_34_im => dout_34_im  -- sfix16_En14
              );

  u_SDNF2_2_1 : RADIX22FFT_SDNF2_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_1 => rotate_1_2,  -- ufix1
              dout_1_re => dout_1_re,  -- sfix16_En14
              dout_1_im => dout_1_im,  -- sfix16_En14
              dout_33_re => dout_33_re,  -- sfix16_En14
              dout_33_im => dout_33_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_1_re_1 => dout_1_re_1,  -- sfix16_En14
              dout_1_im_1 => dout_1_im_1,  -- sfix16_En14
              dout_2_re => dout_2_re_1,  -- sfix16_En14
              dout_2_im => dout_2_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld
              );

  u_SDNF1_1_3 : RADIX22FFT_SDNF1_1_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_2_re => dataIn_im_signed(1),  -- sfix16_En14
              twdlXdin_2_im => dataIn_re_signed(1),  -- sfix16_En14
              twdlXdin_34_re => dataIn_im_signed(33),  -- sfix16_En14
              twdlXdin_34_im => dataIn_re_signed(33),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_3_re => dout_3_re,  -- sfix16_En14
              dout_3_im => dout_3_im,  -- sfix16_En14
              dout_4_re => dout_4_re,  -- sfix16_En14
              dout_4_im => dout_4_im  -- sfix16_En14
              );

  u_SDNF1_1_35 : RADIX22FFT_SDNF1_1_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_18_re => dataIn_im_signed(17),  -- sfix16_En14
              twdlXdin_18_im => dataIn_re_signed(17),  -- sfix16_En14
              twdlXdin_50_re => dataIn_im_signed(49),  -- sfix16_En14
              twdlXdin_50_im => dataIn_re_signed(49),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_35_re => dout_35_re,  -- sfix16_En14
              dout_35_im => dout_35_im,  -- sfix16_En14
              dout_36_re => dout_36_re,  -- sfix16_En14
              dout_36_im => dout_36_im  -- sfix16_En14
              );

  u_SDNF2_2_3 : RADIX22FFT_SDNF2_2_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_3 => rotate_3,  -- ufix1
              dout_3_re => dout_3_re,  -- sfix16_En14
              dout_3_im => dout_3_im,  -- sfix16_En14
              dout_35_re => dout_35_re,  -- sfix16_En14
              dout_35_im => dout_35_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_3_re_1 => dout_3_re_1,  -- sfix16_En14
              dout_3_im_1 => dout_3_im_1,  -- sfix16_En14
              dout_4_re => dout_4_re_1,  -- sfix16_En14
              dout_4_im => dout_4_im_1  -- sfix16_En14
              );

  u_twdlROM_3_2 : TWDLROM_3_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_2_re => twdl_3_2_re,  -- sfix16_En14
              twdl_3_2_im => twdl_3_2_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_1 : TWDLMULT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_1_re => dout_1_re_1,  -- sfix16_En14
              dout_1_im => dout_1_im_1,  -- sfix16_En14
              dout_3_re => dout_3_re_1,  -- sfix16_En14
              dout_3_im => dout_3_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_2_re => twdl_3_2_re,  -- sfix16_En14
              twdl_3_2_im => twdl_3_2_im,  -- sfix16_En14
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix16_En14
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix16_En14
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix16_En14
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld
              );

  u_SDNF1_1_17 : RADIX22FFT_SDNF1_1_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_9_re => dataIn_im_signed(8),  -- sfix16_En14
              twdlXdin_9_im => dataIn_re_signed(8),  -- sfix16_En14
              twdlXdin_41_re => dataIn_im_signed(40),  -- sfix16_En14
              twdlXdin_41_im => dataIn_re_signed(40),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_17_re => dout_17_re,  -- sfix16_En14
              dout_17_im => dout_17_im,  -- sfix16_En14
              dout_18_re => dout_18_re,  -- sfix16_En14
              dout_18_im => dout_18_im  -- sfix16_En14
              );

  u_SDNF1_1_49 : RADIX22FFT_SDNF1_1_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_25_re => dataIn_im_signed(24),  -- sfix16_En14
              twdlXdin_25_im => dataIn_re_signed(24),  -- sfix16_En14
              twdlXdin_57_re => dataIn_im_signed(56),  -- sfix16_En14
              twdlXdin_57_im => dataIn_re_signed(56),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_49_re => dout_49_re,  -- sfix16_En14
              dout_49_im => dout_49_im,  -- sfix16_En14
              dout_50_re => dout_50_re,  -- sfix16_En14
              dout_50_im => dout_50_im  -- sfix16_En14
              );

  u_SDNF2_2_17 : RADIX22FFT_SDNF2_2_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_17 => rotate_17,  -- ufix1
              dout_17_re => dout_17_re,  -- sfix16_En14
              dout_17_im => dout_17_im,  -- sfix16_En14
              dout_49_re => dout_49_re,  -- sfix16_En14
              dout_49_im => dout_49_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_17_re_1 => dout_17_re_1,  -- sfix16_En14
              dout_17_im_1 => dout_17_im_1,  -- sfix16_En14
              dout_18_re => dout_18_re_1,  -- sfix16_En14
              dout_18_im => dout_18_im_1  -- sfix16_En14
              );

  u_SDNF1_1_19 : RADIX22FFT_SDNF1_1_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_10_re => dataIn_im_signed(9),  -- sfix16_En14
              twdlXdin_10_im => dataIn_re_signed(9),  -- sfix16_En14
              twdlXdin_42_re => dataIn_im_signed(41),  -- sfix16_En14
              twdlXdin_42_im => dataIn_re_signed(41),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_19_re => dout_19_re,  -- sfix16_En14
              dout_19_im => dout_19_im,  -- sfix16_En14
              dout_20_re => dout_20_re,  -- sfix16_En14
              dout_20_im => dout_20_im  -- sfix16_En14
              );

  u_SDNF1_1_51 : RADIX22FFT_SDNF1_1_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_26_re => dataIn_im_signed(25),  -- sfix16_En14
              twdlXdin_26_im => dataIn_re_signed(25),  -- sfix16_En14
              twdlXdin_58_re => dataIn_im_signed(57),  -- sfix16_En14
              twdlXdin_58_im => dataIn_re_signed(57),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_51_re => dout_51_re,  -- sfix16_En14
              dout_51_im => dout_51_im,  -- sfix16_En14
              dout_52_re => dout_52_re,  -- sfix16_En14
              dout_52_im => dout_52_im  -- sfix16_En14
              );

  u_SDNF2_2_19 : RADIX22FFT_SDNF2_2_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_19 => rotate_19,  -- ufix1
              dout_19_re => dout_19_re,  -- sfix16_En14
              dout_19_im => dout_19_im,  -- sfix16_En14
              dout_51_re => dout_51_re,  -- sfix16_En14
              dout_51_im => dout_51_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_19_re_1 => dout_19_re_1,  -- sfix16_En14
              dout_19_im_1 => dout_19_im_1,  -- sfix16_En14
              dout_20_re => dout_20_re_1,  -- sfix16_En14
              dout_20_im => dout_20_im_1  -- sfix16_En14
              );

  u_twdlROM_3_9 : TWDLROM_3_9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_9_re => twdl_3_9_re,  -- sfix16_En14
              twdl_3_9_im => twdl_3_9_im  -- sfix16_En14
              );

  u_twdlROM_3_10 : TWDLROM_3_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_10_re => twdl_3_10_re,  -- sfix16_En14
              twdl_3_10_im => twdl_3_10_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_9 : TWDLMULT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_17_re => dout_17_re_1,  -- sfix16_En14
              dout_17_im => dout_17_im_1,  -- sfix16_En14
              dout_19_re => dout_19_re_1,  -- sfix16_En14
              dout_19_im => dout_19_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_9_re => twdl_3_9_re,  -- sfix16_En14
              twdl_3_9_im => twdl_3_9_im,  -- sfix16_En14
              twdl_3_10_re => twdl_3_10_re,  -- sfix16_En14
              twdl_3_10_im => twdl_3_10_im,  -- sfix16_En14
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix16_En14
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix16_En14
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix16_En14
              twdlXdin_10_im => twdlXdin_10_im  -- sfix16_En14
              );

  u_SDNF1_3_1 : RADIX22FFT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix16_En14
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix16_En14
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix16_En14
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_1_re => dout_1_re_2,  -- sfix16_En14
              dout_1_im => dout_1_im_2,  -- sfix16_En14
              dout_2_re => dout_2_re_2,  -- sfix16_En14
              dout_2_im => dout_2_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1
              );

  u_SDNF1_1_9 : RADIX22FFT_SDNF1_1_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_5_re => dataIn_im_signed(4),  -- sfix16_En14
              twdlXdin_5_im => dataIn_re_signed(4),  -- sfix16_En14
              twdlXdin_37_re => dataIn_im_signed(36),  -- sfix16_En14
              twdlXdin_37_im => dataIn_re_signed(36),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_9_re => dout_9_re,  -- sfix16_En14
              dout_9_im => dout_9_im,  -- sfix16_En14
              dout_10_re => dout_10_re,  -- sfix16_En14
              dout_10_im => dout_10_im  -- sfix16_En14
              );

  u_SDNF1_1_41 : RADIX22FFT_SDNF1_1_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_21_re => dataIn_im_signed(20),  -- sfix16_En14
              twdlXdin_21_im => dataIn_re_signed(20),  -- sfix16_En14
              twdlXdin_53_re => dataIn_im_signed(52),  -- sfix16_En14
              twdlXdin_53_im => dataIn_re_signed(52),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_41_re => dout_41_re,  -- sfix16_En14
              dout_41_im => dout_41_im,  -- sfix16_En14
              dout_42_re => dout_42_re,  -- sfix16_En14
              dout_42_im => dout_42_im  -- sfix16_En14
              );

  u_SDNF2_2_9 : RADIX22FFT_SDNF2_2_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_9 => rotate_9,  -- ufix1
              dout_9_re => dout_9_re,  -- sfix16_En14
              dout_9_im => dout_9_im,  -- sfix16_En14
              dout_41_re => dout_41_re,  -- sfix16_En14
              dout_41_im => dout_41_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_9_re_1 => dout_9_re_1,  -- sfix16_En14
              dout_9_im_1 => dout_9_im_1,  -- sfix16_En14
              dout_10_re => dout_10_re_1,  -- sfix16_En14
              dout_10_im => dout_10_im_1  -- sfix16_En14
              );

  u_SDNF1_1_11 : RADIX22FFT_SDNF1_1_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_6_re => dataIn_im_signed(5),  -- sfix16_En14
              twdlXdin_6_im => dataIn_re_signed(5),  -- sfix16_En14
              twdlXdin_38_re => dataIn_im_signed(37),  -- sfix16_En14
              twdlXdin_38_im => dataIn_re_signed(37),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_11_re => dout_11_re,  -- sfix16_En14
              dout_11_im => dout_11_im,  -- sfix16_En14
              dout_12_re => dout_12_re,  -- sfix16_En14
              dout_12_im => dout_12_im  -- sfix16_En14
              );

  u_SDNF1_1_43 : RADIX22FFT_SDNF1_1_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_22_re => dataIn_im_signed(21),  -- sfix16_En14
              twdlXdin_22_im => dataIn_re_signed(21),  -- sfix16_En14
              twdlXdin_54_re => dataIn_im_signed(53),  -- sfix16_En14
              twdlXdin_54_im => dataIn_re_signed(53),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_43_re => dout_43_re,  -- sfix16_En14
              dout_43_im => dout_43_im,  -- sfix16_En14
              dout_44_re => dout_44_re,  -- sfix16_En14
              dout_44_im => dout_44_im  -- sfix16_En14
              );

  u_SDNF2_2_11 : RADIX22FFT_SDNF2_2_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_11 => rotate_11,  -- ufix1
              dout_11_re => dout_11_re,  -- sfix16_En14
              dout_11_im => dout_11_im,  -- sfix16_En14
              dout_43_re => dout_43_re,  -- sfix16_En14
              dout_43_im => dout_43_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_11_re_1 => dout_11_re_1,  -- sfix16_En14
              dout_11_im_1 => dout_11_im_1,  -- sfix16_En14
              dout_12_re => dout_12_re_1,  -- sfix16_En14
              dout_12_im => dout_12_im_1  -- sfix16_En14
              );

  u_twdlROM_3_5 : TWDLROM_3_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => twdl_3_5_re,  -- sfix16_En14
              twdl_3_5_im => twdl_3_5_im  -- sfix16_En14
              );

  u_twdlROM_3_6 : TWDLROM_3_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_6_re => twdl_3_6_re,  -- sfix16_En14
              twdl_3_6_im => twdl_3_6_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_5 : TWDLMULT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_9_re => dout_9_re_1,  -- sfix16_En14
              dout_9_im => dout_9_im_1,  -- sfix16_En14
              dout_11_re => dout_11_re_1,  -- sfix16_En14
              dout_11_im => dout_11_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => twdl_3_5_re,  -- sfix16_En14
              twdl_3_5_im => twdl_3_5_im,  -- sfix16_En14
              twdl_3_6_re => twdl_3_6_re,  -- sfix16_En14
              twdl_3_6_im => twdl_3_6_im,  -- sfix16_En14
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix16_En14
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix16_En14
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix16_En14
              twdlXdin_6_im => twdlXdin_6_im  -- sfix16_En14
              );

  u_SDNF1_1_25 : RADIX22FFT_SDNF1_1_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_13_re => dataIn_im_signed(12),  -- sfix16_En14
              twdlXdin_13_im => dataIn_re_signed(12),  -- sfix16_En14
              twdlXdin_45_re => dataIn_im_signed(44),  -- sfix16_En14
              twdlXdin_45_im => dataIn_re_signed(44),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_25_re => dout_25_re,  -- sfix16_En14
              dout_25_im => dout_25_im,  -- sfix16_En14
              dout_26_re => dout_26_re,  -- sfix16_En14
              dout_26_im => dout_26_im  -- sfix16_En14
              );

  u_SDNF1_1_57 : RADIX22FFT_SDNF1_1_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_29_re => dataIn_im_signed(28),  -- sfix16_En14
              twdlXdin_29_im => dataIn_re_signed(28),  -- sfix16_En14
              twdlXdin_61_re => dataIn_im_signed(60),  -- sfix16_En14
              twdlXdin_61_im => dataIn_re_signed(60),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_57_re => dout_57_re,  -- sfix16_En14
              dout_57_im => dout_57_im,  -- sfix16_En14
              dout_58_re => dout_58_re,  -- sfix16_En14
              dout_58_im => dout_58_im  -- sfix16_En14
              );

  u_SDNF2_2_25 : RADIX22FFT_SDNF2_2_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_25 => rotate_25,  -- ufix1
              dout_25_re => dout_25_re,  -- sfix16_En14
              dout_25_im => dout_25_im,  -- sfix16_En14
              dout_57_re => dout_57_re,  -- sfix16_En14
              dout_57_im => dout_57_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_25_re_1 => dout_25_re_1,  -- sfix16_En14
              dout_25_im_1 => dout_25_im_1,  -- sfix16_En14
              dout_26_re => dout_26_re_1,  -- sfix16_En14
              dout_26_im => dout_26_im_1  -- sfix16_En14
              );

  u_SDNF1_1_27 : RADIX22FFT_SDNF1_1_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_14_re => dataIn_im_signed(13),  -- sfix16_En14
              twdlXdin_14_im => dataIn_re_signed(13),  -- sfix16_En14
              twdlXdin_46_re => dataIn_im_signed(45),  -- sfix16_En14
              twdlXdin_46_im => dataIn_re_signed(45),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_27_re => dout_27_re,  -- sfix16_En14
              dout_27_im => dout_27_im,  -- sfix16_En14
              dout_28_re => dout_28_re,  -- sfix16_En14
              dout_28_im => dout_28_im  -- sfix16_En14
              );

  u_SDNF1_1_59 : RADIX22FFT_SDNF1_1_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_30_re => dataIn_im_signed(29),  -- sfix16_En14
              twdlXdin_30_im => dataIn_re_signed(29),  -- sfix16_En14
              twdlXdin_62_re => dataIn_im_signed(61),  -- sfix16_En14
              twdlXdin_62_im => dataIn_re_signed(61),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_59_re => dout_59_re,  -- sfix16_En14
              dout_59_im => dout_59_im,  -- sfix16_En14
              dout_60_re => dout_60_re,  -- sfix16_En14
              dout_60_im => dout_60_im  -- sfix16_En14
              );

  u_SDNF2_2_27 : RADIX22FFT_SDNF2_2_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_27 => rotate_27,  -- ufix1
              dout_27_re => dout_27_re,  -- sfix16_En14
              dout_27_im => dout_27_im,  -- sfix16_En14
              dout_59_re => dout_59_re,  -- sfix16_En14
              dout_59_im => dout_59_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_27_re_1 => dout_27_re_1,  -- sfix16_En14
              dout_27_im_1 => dout_27_im_1,  -- sfix16_En14
              dout_28_re => dout_28_re_1,  -- sfix16_En14
              dout_28_im => dout_28_im_1  -- sfix16_En14
              );

  u_twdlROM_3_13 : TWDLROM_3_13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => twdl_3_13_re,  -- sfix16_En14
              twdl_3_13_im => twdl_3_13_im  -- sfix16_En14
              );

  u_twdlROM_3_14 : TWDLROM_3_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_14_re => twdl_3_14_re,  -- sfix16_En14
              twdl_3_14_im => twdl_3_14_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_13 : TWDLMULT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_25_re => dout_25_re_1,  -- sfix16_En14
              dout_25_im => dout_25_im_1,  -- sfix16_En14
              dout_27_re => dout_27_re_1,  -- sfix16_En14
              dout_27_im => dout_27_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => twdl_3_13_re,  -- sfix16_En14
              twdl_3_13_im => twdl_3_13_im,  -- sfix16_En14
              twdl_3_14_re => twdl_3_14_re,  -- sfix16_En14
              twdl_3_14_im => twdl_3_14_im,  -- sfix16_En14
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix16_En14
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix16_En14
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix16_En14
              twdlXdin_14_im => twdlXdin_14_im  -- sfix16_En14
              );

  u_SDNF1_3_9 : RADIX22FFT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix16_En14
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix16_En14
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix16_En14
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_9_re => dout_9_re_2,  -- sfix16_En14
              dout_9_im => dout_9_im_2,  -- sfix16_En14
              dout_10_re => dout_10_re_2,  -- sfix16_En14
              dout_10_im => dout_10_im_2  -- sfix16_En14
              );

  u_SDNF2_4_1 : RADIX22FFT_SDNF2_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_1 => rotate_1_1,  -- ufix1
              dout_1_re => dout_1_re_2,  -- sfix16_En14
              dout_1_im => dout_1_im_2,  -- sfix16_En14
              dout_9_re => dout_9_re_2,  -- sfix16_En14
              dout_9_im => dout_9_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_1_re_1 => dout_1_re_3,  -- sfix16_En14
              dout_1_im_1 => dout_1_im_3,  -- sfix16_En14
              dout_2_re => dout_2_re_3,  -- sfix16_En14
              dout_2_im => dout_2_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld
              );

  u_SDNF1_3_3 : RADIX22FFT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix16_En14
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix16_En14
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix16_En14
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_3_re => dout_3_re_2,  -- sfix16_En14
              dout_3_im => dout_3_im_2,  -- sfix16_En14
              dout_4_re => dout_4_re_2,  -- sfix16_En14
              dout_4_im => dout_4_im_2  -- sfix16_En14
              );

  u_SDNF1_3_11 : RADIX22FFT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix16_En14
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix16_En14
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix16_En14
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_11_re => dout_11_re_2,  -- sfix16_En14
              dout_11_im => dout_11_im_2,  -- sfix16_En14
              dout_12_re => dout_12_re_2,  -- sfix16_En14
              dout_12_im => dout_12_im_2  -- sfix16_En14
              );

  u_SDNF2_4_3 : RADIX22FFT_SDNF2_4_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_3 => rotate_3_1,  -- ufix1
              dout_3_re => dout_3_re_2,  -- sfix16_En14
              dout_3_im => dout_3_im_2,  -- sfix16_En14
              dout_11_re => dout_11_re_2,  -- sfix16_En14
              dout_11_im => dout_11_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_3_re_1 => dout_3_re_3,  -- sfix16_En14
              dout_3_im_1 => dout_3_im_3,  -- sfix16_En14
              dout_4_re => dout_4_re_3,  -- sfix16_En14
              dout_4_im => dout_4_im_3  -- sfix16_En14
              );

  u_twdlROM_5_2 : TWDLROM_5_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_2_re => twdl_5_2_re,  -- sfix16_En14
              twdl_5_2_im => twdl_5_2_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_1 : TWDLMULT_SDNF1_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_1_re => dout_1_re_3,  -- sfix16_En14
              dout_1_im => dout_1_im_3,  -- sfix16_En14
              dout_3_re => dout_3_re_3,  -- sfix16_En14
              dout_3_im => dout_3_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_2_re => twdl_5_2_re,  -- sfix16_En14
              twdl_5_2_im => twdl_5_2_im,  -- sfix16_En14
              twdlXdin_1_re => twdlXdin_1_re_1,  -- sfix16_En14
              twdlXdin_1_im => twdlXdin_1_im_1,  -- sfix16_En14
              twdlXdin_2_re => twdlXdin_2_re_1,  -- sfix16_En14
              twdlXdin_2_im => twdlXdin_2_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1
              );

  u_SDNF1_1_5 : RADIX22FFT_SDNF1_1_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_3_re => dataIn_im_signed(2),  -- sfix16_En14
              twdlXdin_3_im => dataIn_re_signed(2),  -- sfix16_En14
              twdlXdin_35_re => dataIn_im_signed(34),  -- sfix16_En14
              twdlXdin_35_im => dataIn_re_signed(34),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_5_re => dout_5_re,  -- sfix16_En14
              dout_5_im => dout_5_im,  -- sfix16_En14
              dout_6_re => dout_6_re,  -- sfix16_En14
              dout_6_im => dout_6_im  -- sfix16_En14
              );

  u_SDNF1_1_37 : RADIX22FFT_SDNF1_1_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_19_re => dataIn_im_signed(18),  -- sfix16_En14
              twdlXdin_19_im => dataIn_re_signed(18),  -- sfix16_En14
              twdlXdin_51_re => dataIn_im_signed(50),  -- sfix16_En14
              twdlXdin_51_im => dataIn_re_signed(50),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_37_re => dout_37_re,  -- sfix16_En14
              dout_37_im => dout_37_im,  -- sfix16_En14
              dout_38_re => dout_38_re,  -- sfix16_En14
              dout_38_im => dout_38_im  -- sfix16_En14
              );

  u_SDNF2_2_5 : RADIX22FFT_SDNF2_2_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_5 => rotate_5_1,  -- ufix1
              dout_5_re => dout_5_re,  -- sfix16_En14
              dout_5_im => dout_5_im,  -- sfix16_En14
              dout_37_re => dout_37_re,  -- sfix16_En14
              dout_37_im => dout_37_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_5_re_1 => dout_5_re_1,  -- sfix16_En14
              dout_5_im_1 => dout_5_im_1,  -- sfix16_En14
              dout_6_re => dout_6_re_1,  -- sfix16_En14
              dout_6_im => dout_6_im_1  -- sfix16_En14
              );

  u_SDNF1_1_7 : RADIX22FFT_SDNF1_1_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_4_re => dataIn_im_signed(3),  -- sfix16_En14
              twdlXdin_4_im => dataIn_re_signed(3),  -- sfix16_En14
              twdlXdin_36_re => dataIn_im_signed(35),  -- sfix16_En14
              twdlXdin_36_im => dataIn_re_signed(35),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_7_re => dout_7_re,  -- sfix16_En14
              dout_7_im => dout_7_im,  -- sfix16_En14
              dout_8_re => dout_8_re,  -- sfix16_En14
              dout_8_im => dout_8_im  -- sfix16_En14
              );

  u_SDNF1_1_39 : RADIX22FFT_SDNF1_1_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_20_re => dataIn_im_signed(19),  -- sfix16_En14
              twdlXdin_20_im => dataIn_re_signed(19),  -- sfix16_En14
              twdlXdin_52_re => dataIn_im_signed(51),  -- sfix16_En14
              twdlXdin_52_im => dataIn_re_signed(51),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_39_re => dout_39_re,  -- sfix16_En14
              dout_39_im => dout_39_im,  -- sfix16_En14
              dout_40_re => dout_40_re,  -- sfix16_En14
              dout_40_im => dout_40_im  -- sfix16_En14
              );

  u_SDNF2_2_7 : RADIX22FFT_SDNF2_2_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_7 => rotate_7,  -- ufix1
              dout_7_re => dout_7_re,  -- sfix16_En14
              dout_7_im => dout_7_im,  -- sfix16_En14
              dout_39_re => dout_39_re,  -- sfix16_En14
              dout_39_im => dout_39_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_7_re_1 => dout_7_re_1,  -- sfix16_En14
              dout_7_im_1 => dout_7_im_1,  -- sfix16_En14
              dout_8_re => dout_8_re_1,  -- sfix16_En14
              dout_8_im => dout_8_im_1  -- sfix16_En14
              );

  u_twdlROM_3_3 : TWDLROM_3_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix16_En14
              twdl_3_3_im => twdl_3_3_im  -- sfix16_En14
              );

  u_twdlROM_3_4 : TWDLROM_3_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_4_re => twdl_3_4_re,  -- sfix16_En14
              twdl_3_4_im => twdl_3_4_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_3 : TWDLMULT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_5_re => dout_5_re_1,  -- sfix16_En14
              dout_5_im => dout_5_im_1,  -- sfix16_En14
              dout_7_re => dout_7_re_1,  -- sfix16_En14
              dout_7_im => dout_7_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix16_En14
              twdl_3_3_im => twdl_3_3_im,  -- sfix16_En14
              twdl_3_4_re => twdl_3_4_re,  -- sfix16_En14
              twdl_3_4_im => twdl_3_4_im,  -- sfix16_En14
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix16_En14
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix16_En14
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix16_En14
              twdlXdin_4_im => twdlXdin_4_im  -- sfix16_En14
              );

  u_SDNF1_1_21 : RADIX22FFT_SDNF1_1_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_11_re => dataIn_im_signed(10),  -- sfix16_En14
              twdlXdin_11_im => dataIn_re_signed(10),  -- sfix16_En14
              twdlXdin_43_re => dataIn_im_signed(42),  -- sfix16_En14
              twdlXdin_43_im => dataIn_re_signed(42),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_21_re => dout_21_re,  -- sfix16_En14
              dout_21_im => dout_21_im,  -- sfix16_En14
              dout_22_re => dout_22_re,  -- sfix16_En14
              dout_22_im => dout_22_im  -- sfix16_En14
              );

  u_SDNF1_1_53 : RADIX22FFT_SDNF1_1_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_27_re => dataIn_im_signed(26),  -- sfix16_En14
              twdlXdin_27_im => dataIn_re_signed(26),  -- sfix16_En14
              twdlXdin_59_re => dataIn_im_signed(58),  -- sfix16_En14
              twdlXdin_59_im => dataIn_re_signed(58),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_53_re => dout_53_re,  -- sfix16_En14
              dout_53_im => dout_53_im,  -- sfix16_En14
              dout_54_re => dout_54_re,  -- sfix16_En14
              dout_54_im => dout_54_im  -- sfix16_En14
              );

  u_SDNF2_2_21 : RADIX22FFT_SDNF2_2_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_21 => rotate_21,  -- ufix1
              dout_21_re => dout_21_re,  -- sfix16_En14
              dout_21_im => dout_21_im,  -- sfix16_En14
              dout_53_re => dout_53_re,  -- sfix16_En14
              dout_53_im => dout_53_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_21_re_1 => dout_21_re_1,  -- sfix16_En14
              dout_21_im_1 => dout_21_im_1,  -- sfix16_En14
              dout_22_re => dout_22_re_1,  -- sfix16_En14
              dout_22_im => dout_22_im_1  -- sfix16_En14
              );

  u_SDNF1_1_23 : RADIX22FFT_SDNF1_1_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_12_re => dataIn_im_signed(11),  -- sfix16_En14
              twdlXdin_12_im => dataIn_re_signed(11),  -- sfix16_En14
              twdlXdin_44_re => dataIn_im_signed(43),  -- sfix16_En14
              twdlXdin_44_im => dataIn_re_signed(43),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_23_re => dout_23_re,  -- sfix16_En14
              dout_23_im => dout_23_im,  -- sfix16_En14
              dout_24_re => dout_24_re,  -- sfix16_En14
              dout_24_im => dout_24_im  -- sfix16_En14
              );

  u_SDNF1_1_55 : RADIX22FFT_SDNF1_1_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_28_re => dataIn_im_signed(27),  -- sfix16_En14
              twdlXdin_28_im => dataIn_re_signed(27),  -- sfix16_En14
              twdlXdin_60_re => dataIn_im_signed(59),  -- sfix16_En14
              twdlXdin_60_im => dataIn_re_signed(59),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_55_re => dout_55_re,  -- sfix16_En14
              dout_55_im => dout_55_im,  -- sfix16_En14
              dout_56_re => dout_56_re,  -- sfix16_En14
              dout_56_im => dout_56_im  -- sfix16_En14
              );

  u_SDNF2_2_23 : RADIX22FFT_SDNF2_2_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_23 => rotate_23,  -- ufix1
              dout_23_re => dout_23_re,  -- sfix16_En14
              dout_23_im => dout_23_im,  -- sfix16_En14
              dout_55_re => dout_55_re,  -- sfix16_En14
              dout_55_im => dout_55_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_23_re_1 => dout_23_re_1,  -- sfix16_En14
              dout_23_im_1 => dout_23_im_1,  -- sfix16_En14
              dout_24_re => dout_24_re_1,  -- sfix16_En14
              dout_24_im => dout_24_im_1  -- sfix16_En14
              );

  u_twdlROM_3_11 : TWDLROM_3_11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix16_En14
              twdl_3_11_im => twdl_3_11_im  -- sfix16_En14
              );

  u_twdlROM_3_12 : TWDLROM_3_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_12_re => twdl_3_12_re,  -- sfix16_En14
              twdl_3_12_im => twdl_3_12_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_11 : TWDLMULT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_21_re => dout_21_re_1,  -- sfix16_En14
              dout_21_im => dout_21_im_1,  -- sfix16_En14
              dout_23_re => dout_23_re_1,  -- sfix16_En14
              dout_23_im => dout_23_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix16_En14
              twdl_3_11_im => twdl_3_11_im,  -- sfix16_En14
              twdl_3_12_re => twdl_3_12_re,  -- sfix16_En14
              twdl_3_12_im => twdl_3_12_im,  -- sfix16_En14
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix16_En14
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix16_En14
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix16_En14
              twdlXdin_12_im => twdlXdin_12_im  -- sfix16_En14
              );

  u_SDNF1_3_5 : RADIX22FFT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix16_En14
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix16_En14
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix16_En14
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_5_re => dout_5_re_2,  -- sfix16_En14
              dout_5_im => dout_5_im_2,  -- sfix16_En14
              dout_6_re => dout_6_re_2,  -- sfix16_En14
              dout_6_im => dout_6_im_2  -- sfix16_En14
              );

  u_SDNF1_1_13 : RADIX22FFT_SDNF1_1_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_7_re => dataIn_im_signed(6),  -- sfix16_En14
              twdlXdin_7_im => dataIn_re_signed(6),  -- sfix16_En14
              twdlXdin_39_re => dataIn_im_signed(38),  -- sfix16_En14
              twdlXdin_39_im => dataIn_re_signed(38),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_13_re => dout_13_re,  -- sfix16_En14
              dout_13_im => dout_13_im,  -- sfix16_En14
              dout_14_re => dout_14_re,  -- sfix16_En14
              dout_14_im => dout_14_im  -- sfix16_En14
              );

  u_SDNF1_1_45 : RADIX22FFT_SDNF1_1_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_23_re => dataIn_im_signed(22),  -- sfix16_En14
              twdlXdin_23_im => dataIn_re_signed(22),  -- sfix16_En14
              twdlXdin_55_re => dataIn_im_signed(54),  -- sfix16_En14
              twdlXdin_55_im => dataIn_re_signed(54),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_45_re => dout_45_re,  -- sfix16_En14
              dout_45_im => dout_45_im,  -- sfix16_En14
              dout_46_re => dout_46_re,  -- sfix16_En14
              dout_46_im => dout_46_im  -- sfix16_En14
              );

  u_SDNF2_2_13 : RADIX22FFT_SDNF2_2_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_13 => rotate_13,  -- ufix1
              dout_13_re => dout_13_re,  -- sfix16_En14
              dout_13_im => dout_13_im,  -- sfix16_En14
              dout_45_re => dout_45_re,  -- sfix16_En14
              dout_45_im => dout_45_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_13_re_1 => dout_13_re_1,  -- sfix16_En14
              dout_13_im_1 => dout_13_im_1,  -- sfix16_En14
              dout_14_re => dout_14_re_1,  -- sfix16_En14
              dout_14_im => dout_14_im_1  -- sfix16_En14
              );

  u_SDNF1_1_15 : RADIX22FFT_SDNF1_1_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_8_re => dataIn_im_signed(7),  -- sfix16_En14
              twdlXdin_8_im => dataIn_re_signed(7),  -- sfix16_En14
              twdlXdin_40_re => dataIn_im_signed(39),  -- sfix16_En14
              twdlXdin_40_im => dataIn_re_signed(39),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_15_re => dout_15_re,  -- sfix16_En14
              dout_15_im => dout_15_im,  -- sfix16_En14
              dout_16_re => dout_16_re,  -- sfix16_En14
              dout_16_im => dout_16_im  -- sfix16_En14
              );

  u_SDNF1_1_47 : RADIX22FFT_SDNF1_1_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_24_re => dataIn_im_signed(23),  -- sfix16_En14
              twdlXdin_24_im => dataIn_re_signed(23),  -- sfix16_En14
              twdlXdin_56_re => dataIn_im_signed(55),  -- sfix16_En14
              twdlXdin_56_im => dataIn_re_signed(55),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_47_re => dout_47_re,  -- sfix16_En14
              dout_47_im => dout_47_im,  -- sfix16_En14
              dout_48_re => dout_48_re,  -- sfix16_En14
              dout_48_im => dout_48_im  -- sfix16_En14
              );

  u_SDNF2_2_15 : RADIX22FFT_SDNF2_2_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_15 => rotate_15,  -- ufix1
              dout_15_re => dout_15_re,  -- sfix16_En14
              dout_15_im => dout_15_im,  -- sfix16_En14
              dout_47_re => dout_47_re,  -- sfix16_En14
              dout_47_im => dout_47_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_15_re_1 => dout_15_re_1,  -- sfix16_En14
              dout_15_im_1 => dout_15_im_1,  -- sfix16_En14
              dout_16_re => dout_16_re_1,  -- sfix16_En14
              dout_16_im => dout_16_im_1  -- sfix16_En14
              );

  u_twdlROM_3_7 : TWDLROM_3_7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix16_En14
              twdl_3_7_im => twdl_3_7_im  -- sfix16_En14
              );

  u_twdlROM_3_8 : TWDLROM_3_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_8_re => twdl_3_8_re,  -- sfix16_En14
              twdl_3_8_im => twdl_3_8_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_7 : TWDLMULT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_13_re => dout_13_re_1,  -- sfix16_En14
              dout_13_im => dout_13_im_1,  -- sfix16_En14
              dout_15_re => dout_15_re_1,  -- sfix16_En14
              dout_15_im => dout_15_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix16_En14
              twdl_3_7_im => twdl_3_7_im,  -- sfix16_En14
              twdl_3_8_re => twdl_3_8_re,  -- sfix16_En14
              twdl_3_8_im => twdl_3_8_im,  -- sfix16_En14
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix16_En14
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix16_En14
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix16_En14
              twdlXdin_8_im => twdlXdin_8_im  -- sfix16_En14
              );

  u_SDNF1_1_29 : RADIX22FFT_SDNF1_1_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_15_re => dataIn_im_signed(14),  -- sfix16_En14
              twdlXdin_15_im => dataIn_re_signed(14),  -- sfix16_En14
              twdlXdin_47_re => dataIn_im_signed(46),  -- sfix16_En14
              twdlXdin_47_im => dataIn_re_signed(46),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_29_re => dout_29_re,  -- sfix16_En14
              dout_29_im => dout_29_im,  -- sfix16_En14
              dout_30_re => dout_30_re,  -- sfix16_En14
              dout_30_im => dout_30_im  -- sfix16_En14
              );

  u_SDNF1_1_61 : RADIX22FFT_SDNF1_1_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_31_re => dataIn_im_signed(30),  -- sfix16_En14
              twdlXdin_31_im => dataIn_re_signed(30),  -- sfix16_En14
              twdlXdin_63_re => dataIn_im_signed(62),  -- sfix16_En14
              twdlXdin_63_im => dataIn_re_signed(62),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_61_re => dout_61_re,  -- sfix16_En14
              dout_61_im => dout_61_im,  -- sfix16_En14
              dout_62_re => dout_62_re,  -- sfix16_En14
              dout_62_im => dout_62_im  -- sfix16_En14
              );

  u_SDNF2_2_29 : RADIX22FFT_SDNF2_2_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_29 => rotate_29,  -- ufix1
              dout_29_re => dout_29_re,  -- sfix16_En14
              dout_29_im => dout_29_im,  -- sfix16_En14
              dout_61_re => dout_61_re,  -- sfix16_En14
              dout_61_im => dout_61_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_29_re_1 => dout_29_re_1,  -- sfix16_En14
              dout_29_im_1 => dout_29_im_1,  -- sfix16_En14
              dout_30_re => dout_30_re_1,  -- sfix16_En14
              dout_30_im => dout_30_im_1  -- sfix16_En14
              );

  u_SDNF1_1_31 : RADIX22FFT_SDNF1_1_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_16_re => dataIn_im_signed(15),  -- sfix16_En14
              twdlXdin_16_im => dataIn_re_signed(15),  -- sfix16_En14
              twdlXdin_48_re => dataIn_im_signed(47),  -- sfix16_En14
              twdlXdin_48_im => dataIn_re_signed(47),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_31_re => dout_31_re,  -- sfix16_En14
              dout_31_im => dout_31_im,  -- sfix16_En14
              dout_32_re => dout_32_re,  -- sfix16_En14
              dout_32_im => dout_32_im  -- sfix16_En14
              );

  u_SDNF1_1_63 : RADIX22FFT_SDNF1_1_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_32_re => dataIn_im_signed(31),  -- sfix16_En14
              twdlXdin_32_im => dataIn_re_signed(31),  -- sfix16_En14
              twdlXdin_64_re => dataIn_im_signed(63),  -- sfix16_En14
              twdlXdin_64_im => dataIn_re_signed(63),  -- sfix16_En14
              twdlXdin_1_vld => validIn,
              dout_63_re => dout_63_re,  -- sfix16_En14
              dout_63_im => dout_63_im,  -- sfix16_En14
              dout_64_re => dout_64_re,  -- sfix16_En14
              dout_64_im => dout_64_im  -- sfix16_En14
              );

  u_SDNF2_2_31 : RADIX22FFT_SDNF2_2_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_31 => rotate_31,  -- ufix1
              dout_31_re => dout_31_re,  -- sfix16_En14
              dout_31_im => dout_31_im,  -- sfix16_En14
              dout_63_re => dout_63_re,  -- sfix16_En14
              dout_63_im => dout_63_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_31_re_1 => dout_31_re_1,  -- sfix16_En14
              dout_31_im_1 => dout_31_im_1,  -- sfix16_En14
              dout_32_re => dout_32_re_1,  -- sfix16_En14
              dout_32_im => dout_32_im_1  -- sfix16_En14
              );

  u_twdlROM_3_15 : TWDLROM_3_15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix16_En14
              twdl_3_15_im => twdl_3_15_im  -- sfix16_En14
              );

  u_twdlROM_3_16 : TWDLROM_3_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_16_re => twdl_3_16_re,  -- sfix16_En14
              twdl_3_16_im => twdl_3_16_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_15 : TWDLMULT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_29_re => dout_29_re_1,  -- sfix16_En14
              dout_29_im => dout_29_im_1,  -- sfix16_En14
              dout_31_re => dout_31_re_1,  -- sfix16_En14
              dout_31_im => dout_31_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix16_En14
              twdl_3_15_im => twdl_3_15_im,  -- sfix16_En14
              twdl_3_16_re => twdl_3_16_re,  -- sfix16_En14
              twdl_3_16_im => twdl_3_16_im,  -- sfix16_En14
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix16_En14
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix16_En14
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix16_En14
              twdlXdin_16_im => twdlXdin_16_im  -- sfix16_En14
              );

  u_SDNF1_3_13 : RADIX22FFT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix16_En14
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix16_En14
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix16_En14
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_13_re => dout_13_re_2,  -- sfix16_En14
              dout_13_im => dout_13_im_2,  -- sfix16_En14
              dout_14_re => dout_14_re_2,  -- sfix16_En14
              dout_14_im => dout_14_im_2  -- sfix16_En14
              );

  u_SDNF2_4_5 : RADIX22FFT_SDNF2_4_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_5 => rotate_5,  -- ufix1
              dout_5_re => dout_5_re_2,  -- sfix16_En14
              dout_5_im => dout_5_im_2,  -- sfix16_En14
              dout_13_re => dout_13_re_2,  -- sfix16_En14
              dout_13_im => dout_13_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_5_re_1 => dout_5_re_3,  -- sfix16_En14
              dout_5_im_1 => dout_5_im_3,  -- sfix16_En14
              dout_6_re => dout_6_re_3,  -- sfix16_En14
              dout_6_im => dout_6_im_3  -- sfix16_En14
              );

  u_SDNF1_3_7 : RADIX22FFT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix16_En14
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix16_En14
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix16_En14
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_7_re => dout_7_re_2,  -- sfix16_En14
              dout_7_im => dout_7_im_2,  -- sfix16_En14
              dout_8_re => dout_8_re_2,  -- sfix16_En14
              dout_8_im => dout_8_im_2  -- sfix16_En14
              );

  u_SDNF1_3_15 : RADIX22FFT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix16_En14
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix16_En14
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix16_En14
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_15_re => dout_15_re_2,  -- sfix16_En14
              dout_15_im => dout_15_im_2,  -- sfix16_En14
              dout_16_re => dout_16_re_2,  -- sfix16_En14
              dout_16_im => dout_16_im_2  -- sfix16_En14
              );

  u_SDNF2_4_7 : RADIX22FFT_SDNF2_4_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_7 => rotate_7_1,  -- ufix1
              dout_7_re => dout_7_re_2,  -- sfix16_En14
              dout_7_im => dout_7_im_2,  -- sfix16_En14
              dout_15_re => dout_15_re_2,  -- sfix16_En14
              dout_15_im => dout_15_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_7_re_1 => dout_7_re_3,  -- sfix16_En14
              dout_7_im_1 => dout_7_im_3,  -- sfix16_En14
              dout_8_re => dout_8_re_3,  -- sfix16_En14
              dout_8_im => dout_8_im_3  -- sfix16_En14
              );

  u_twdlROM_5_3 : TWDLROM_5_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_3_re => twdl_5_3_re,  -- sfix16_En14
              twdl_5_3_im => twdl_5_3_im  -- sfix16_En14
              );

  u_twdlROM_5_4 : TWDLROM_5_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_4_re => twdl_5_4_re,  -- sfix16_En14
              twdl_5_4_im => twdl_5_4_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_3 : TWDLMULT_SDNF1_5_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_5_re => dout_5_re_3,  -- sfix16_En14
              dout_5_im => dout_5_im_3,  -- sfix16_En14
              dout_7_re => dout_7_re_3,  -- sfix16_En14
              dout_7_im => dout_7_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_3_re => twdl_5_3_re,  -- sfix16_En14
              twdl_5_3_im => twdl_5_3_im,  -- sfix16_En14
              twdl_5_4_re => twdl_5_4_re,  -- sfix16_En14
              twdl_5_4_im => twdl_5_4_im,  -- sfix16_En14
              twdlXdin_3_re => twdlXdin_3_re_1,  -- sfix16_En14
              twdlXdin_3_im => twdlXdin_3_im_1,  -- sfix16_En14
              twdlXdin_4_re => twdlXdin_4_re_1,  -- sfix16_En14
              twdlXdin_4_im => twdlXdin_4_im_1  -- sfix16_En14
              );

  u_SDNF1_5_1 : RADIX22FFT_SDNF1_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_1_re => twdlXdin_1_re_1,  -- sfix16_En14
              twdlXdin_1_im => twdlXdin_1_im_1,  -- sfix16_En14
              twdlXdin_3_re => twdlXdin_3_re_1,  -- sfix16_En14
              twdlXdin_3_im => twdlXdin_3_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_1_re => dout_1_re_4,  -- sfix16_En14
              dout_1_im => dout_1_im_4,  -- sfix16_En14
              dout_2_re => dout_2_re_4,  -- sfix16_En14
              dout_2_im => dout_2_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2
              );

  u_SDNF1_5_3 : RADIX22FFT_SDNF1_5_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_2_re => twdlXdin_2_re_1,  -- sfix16_En14
              twdlXdin_2_im => twdlXdin_2_im_1,  -- sfix16_En14
              twdlXdin_4_re => twdlXdin_4_re_1,  -- sfix16_En14
              twdlXdin_4_im => twdlXdin_4_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_3_re => dout_3_re_4,  -- sfix16_En14
              dout_3_im => dout_3_im_4,  -- sfix16_En14
              dout_4_re => dout_4_re_4,  -- sfix16_En14
              dout_4_im => dout_4_im_4  -- sfix16_En14
              );

  u_SDNF2_6_1 : RADIX22FFT_SDNF2_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_1 => rotate_1,  -- ufix1
              dout_1_re => dout_1_re_4,  -- sfix16_En14
              dout_1_im => dout_1_im_4,  -- sfix16_En14
              dout_3_re => dout_3_re_4,  -- sfix16_En14
              dout_3_im => dout_3_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_1_re_1 => dataOut_im_tmp(0),  -- sfix16_En14
              dout_1_im_1 => dataOut_re_tmp(0),  -- sfix16_En14
              dout_2_re => dataOut_im_tmp(1),  -- sfix16_En14
              dout_2_im => dataOut_re_tmp(1)  -- sfix16_En14
              );

  u_SDNF2_6_3 : RADIX22FFT_SDNF2_6_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_3 => rotate_3_2,  -- ufix1
              dout_2_re => dout_2_re_4,  -- sfix16_En14
              dout_2_im => dout_2_im_4,  -- sfix16_En14
              dout_4_re => dout_4_re_4,  -- sfix16_En14
              dout_4_im => dout_4_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_3_re => dataOut_im_tmp(2),  -- sfix16_En14
              dout_3_im => dataOut_re_tmp(2),  -- sfix16_En14
              dout_4_re_1 => dataOut_im_tmp(3),  -- sfix16_En14
              dout_4_im_1 => dataOut_re_tmp(3)  -- sfix16_En14
              );

  u_twdlROM_5_6 : TWDLROM_5_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_6_re => twdl_5_6_re,  -- sfix16_En14
              twdl_5_6_im => twdl_5_6_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_5 : TWDLMULT_SDNF1_5_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_re => dout_2_re_3,  -- sfix16_En14
              dout_2_im => dout_2_im_3,  -- sfix16_En14
              dout_4_re => dout_4_re_3,  -- sfix16_En14
              dout_4_im => dout_4_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_6_re => twdl_5_6_re,  -- sfix16_En14
              twdl_5_6_im => twdl_5_6_im,  -- sfix16_En14
              twdlXdin_5_re => twdlXdin_5_re_1,  -- sfix16_En14
              twdlXdin_5_im => twdlXdin_5_im_1,  -- sfix16_En14
              twdlXdin_6_re => twdlXdin_6_re_1,  -- sfix16_En14
              twdlXdin_6_im => twdlXdin_6_im_1  -- sfix16_En14
              );

  u_twdlROM_5_7 : TWDLROM_5_7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_7_re => twdl_5_7_re,  -- sfix16_En14
              twdl_5_7_im => twdl_5_7_im  -- sfix16_En14
              );

  u_twdlROM_5_8 : TWDLROM_5_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_8_re => twdl_5_8_re,  -- sfix16_En14
              twdl_5_8_im => twdl_5_8_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_7 : TWDLMULT_SDNF1_5_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_6_re => dout_6_re_3,  -- sfix16_En14
              dout_6_im => dout_6_im_3,  -- sfix16_En14
              dout_8_re => dout_8_re_3,  -- sfix16_En14
              dout_8_im => dout_8_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_7_re => twdl_5_7_re,  -- sfix16_En14
              twdl_5_7_im => twdl_5_7_im,  -- sfix16_En14
              twdl_5_8_re => twdl_5_8_re,  -- sfix16_En14
              twdl_5_8_im => twdl_5_8_im,  -- sfix16_En14
              twdlXdin_7_re => twdlXdin_7_re_1,  -- sfix16_En14
              twdlXdin_7_im => twdlXdin_7_im_1,  -- sfix16_En14
              twdlXdin_8_re => twdlXdin_8_re_1,  -- sfix16_En14
              twdlXdin_8_im => twdlXdin_8_im_1  -- sfix16_En14
              );

  u_SDNF1_5_5 : RADIX22FFT_SDNF1_5_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_5_re => twdlXdin_5_re_1,  -- sfix16_En14
              twdlXdin_5_im => twdlXdin_5_im_1,  -- sfix16_En14
              twdlXdin_7_re => twdlXdin_7_re_1,  -- sfix16_En14
              twdlXdin_7_im => twdlXdin_7_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_5_re => dout_5_re_4,  -- sfix16_En14
              dout_5_im => dout_5_im_4,  -- sfix16_En14
              dout_6_re => dout_6_re_4,  -- sfix16_En14
              dout_6_im => dout_6_im_4  -- sfix16_En14
              );

  u_SDNF1_5_7 : RADIX22FFT_SDNF1_5_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_6_re => twdlXdin_6_re_1,  -- sfix16_En14
              twdlXdin_6_im => twdlXdin_6_im_1,  -- sfix16_En14
              twdlXdin_8_re => twdlXdin_8_re_1,  -- sfix16_En14
              twdlXdin_8_im => twdlXdin_8_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_7_re => dout_7_re_4,  -- sfix16_En14
              dout_7_im => dout_7_im_4,  -- sfix16_En14
              dout_8_re => dout_8_re_4,  -- sfix16_En14
              dout_8_im => dout_8_im_4  -- sfix16_En14
              );

  u_SDNF2_6_5 : RADIX22FFT_SDNF2_6_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_5 => rotate_5_2,  -- ufix1
              dout_5_re => dout_5_re_4,  -- sfix16_En14
              dout_5_im => dout_5_im_4,  -- sfix16_En14
              dout_7_re => dout_7_re_4,  -- sfix16_En14
              dout_7_im => dout_7_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_5_re_1 => dataOut_im_tmp(4),  -- sfix16_En14
              dout_5_im_1 => dataOut_re_tmp(4),  -- sfix16_En14
              dout_6_re => dataOut_im_tmp(5),  -- sfix16_En14
              dout_6_im => dataOut_re_tmp(5)  -- sfix16_En14
              );

  u_SDNF2_6_7 : RADIX22FFT_SDNF2_6_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_7 => rotate_7_2,  -- ufix1
              dout_6_re => dout_6_re_4,  -- sfix16_En14
              dout_6_im => dout_6_im_4,  -- sfix16_En14
              dout_8_re => dout_8_re_4,  -- sfix16_En14
              dout_8_im => dout_8_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_7_re => dataOut_im_tmp(6),  -- sfix16_En14
              dout_7_im => dataOut_re_tmp(6),  -- sfix16_En14
              dout_8_re_1 => dataOut_im_tmp(7),  -- sfix16_En14
              dout_8_im_1 => dataOut_re_tmp(7)  -- sfix16_En14
              );

  u_SDNF2_4_9 : RADIX22FFT_SDNF2_4_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_9 => rotate_9_2,  -- ufix1
              dout_2_re => dout_2_re_2,  -- sfix16_En14
              dout_2_im => dout_2_im_2,  -- sfix16_En14
              dout_10_re => dout_10_re_2,  -- sfix16_En14
              dout_10_im => dout_10_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_9_re => dout_9_re_3,  -- sfix16_En14
              dout_9_im => dout_9_im_3,  -- sfix16_En14
              dout_10_re_1 => dout_10_re_3,  -- sfix16_En14
              dout_10_im_1 => dout_10_im_3  -- sfix16_En14
              );

  u_SDNF2_4_11 : RADIX22FFT_SDNF2_4_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_11 => rotate_11_1,  -- ufix1
              dout_4_re => dout_4_re_2,  -- sfix16_En14
              dout_4_im => dout_4_im_2,  -- sfix16_En14
              dout_12_re => dout_12_re_2,  -- sfix16_En14
              dout_12_im => dout_12_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_11_re => dout_11_re_3,  -- sfix16_En14
              dout_11_im => dout_11_im_3,  -- sfix16_En14
              dout_12_re_1 => dout_12_re_3,  -- sfix16_En14
              dout_12_im_1 => dout_12_im_3  -- sfix16_En14
              );

  u_twdlROM_5_10 : TWDLROM_5_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_10_re => twdl_5_10_re,  -- sfix16_En14
              twdl_5_10_im => twdl_5_10_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_9 : TWDLMULT_SDNF1_5_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_9_re => dout_9_re_3,  -- sfix16_En14
              dout_9_im => dout_9_im_3,  -- sfix16_En14
              dout_11_re => dout_11_re_3,  -- sfix16_En14
              dout_11_im => dout_11_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_10_re => twdl_5_10_re,  -- sfix16_En14
              twdl_5_10_im => twdl_5_10_im,  -- sfix16_En14
              twdlXdin_9_re => twdlXdin_9_re_1,  -- sfix16_En14
              twdlXdin_9_im => twdlXdin_9_im_1,  -- sfix16_En14
              twdlXdin_10_re => twdlXdin_10_re_1,  -- sfix16_En14
              twdlXdin_10_im => twdlXdin_10_im_1  -- sfix16_En14
              );

  u_SDNF2_4_13 : RADIX22FFT_SDNF2_4_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_13 => rotate_13_1,  -- ufix1
              dout_6_re => dout_6_re_2,  -- sfix16_En14
              dout_6_im => dout_6_im_2,  -- sfix16_En14
              dout_14_re => dout_14_re_2,  -- sfix16_En14
              dout_14_im => dout_14_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_13_re => dout_13_re_3,  -- sfix16_En14
              dout_13_im => dout_13_im_3,  -- sfix16_En14
              dout_14_re_1 => dout_14_re_3,  -- sfix16_En14
              dout_14_im_1 => dout_14_im_3  -- sfix16_En14
              );

  u_SDNF2_4_15 : RADIX22FFT_SDNF2_4_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_15 => rotate_15_1,  -- ufix1
              dout_8_re => dout_8_re_2,  -- sfix16_En14
              dout_8_im => dout_8_im_2,  -- sfix16_En14
              dout_16_re => dout_16_re_2,  -- sfix16_En14
              dout_16_im => dout_16_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_15_re => dout_15_re_3,  -- sfix16_En14
              dout_15_im => dout_15_im_3,  -- sfix16_En14
              dout_16_re_1 => dout_16_re_3,  -- sfix16_En14
              dout_16_im_1 => dout_16_im_3  -- sfix16_En14
              );

  u_twdlROM_5_11 : TWDLROM_5_11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_11_re => twdl_5_11_re,  -- sfix16_En14
              twdl_5_11_im => twdl_5_11_im  -- sfix16_En14
              );

  u_twdlROM_5_12 : TWDLROM_5_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_12_re => twdl_5_12_re,  -- sfix16_En14
              twdl_5_12_im => twdl_5_12_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_11 : TWDLMULT_SDNF1_5_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_13_re => dout_13_re_3,  -- sfix16_En14
              dout_13_im => dout_13_im_3,  -- sfix16_En14
              dout_15_re => dout_15_re_3,  -- sfix16_En14
              dout_15_im => dout_15_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_11_re => twdl_5_11_re,  -- sfix16_En14
              twdl_5_11_im => twdl_5_11_im,  -- sfix16_En14
              twdl_5_12_re => twdl_5_12_re,  -- sfix16_En14
              twdl_5_12_im => twdl_5_12_im,  -- sfix16_En14
              twdlXdin_11_re => twdlXdin_11_re_1,  -- sfix16_En14
              twdlXdin_11_im => twdlXdin_11_im_1,  -- sfix16_En14
              twdlXdin_12_re => twdlXdin_12_re_1,  -- sfix16_En14
              twdlXdin_12_im => twdlXdin_12_im_1  -- sfix16_En14
              );

  u_SDNF1_5_9 : RADIX22FFT_SDNF1_5_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_9_re => twdlXdin_9_re_1,  -- sfix16_En14
              twdlXdin_9_im => twdlXdin_9_im_1,  -- sfix16_En14
              twdlXdin_11_re => twdlXdin_11_re_1,  -- sfix16_En14
              twdlXdin_11_im => twdlXdin_11_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_9_re => dout_9_re_4,  -- sfix16_En14
              dout_9_im => dout_9_im_4,  -- sfix16_En14
              dout_10_re => dout_10_re_4,  -- sfix16_En14
              dout_10_im => dout_10_im_4  -- sfix16_En14
              );

  u_SDNF1_5_11 : RADIX22FFT_SDNF1_5_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_10_re => twdlXdin_10_re_1,  -- sfix16_En14
              twdlXdin_10_im => twdlXdin_10_im_1,  -- sfix16_En14
              twdlXdin_12_re => twdlXdin_12_re_1,  -- sfix16_En14
              twdlXdin_12_im => twdlXdin_12_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_11_re => dout_11_re_4,  -- sfix16_En14
              dout_11_im => dout_11_im_4,  -- sfix16_En14
              dout_12_re => dout_12_re_4,  -- sfix16_En14
              dout_12_im => dout_12_im_4  -- sfix16_En14
              );

  u_SDNF2_6_9 : RADIX22FFT_SDNF2_6_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_9 => rotate_9_1,  -- ufix1
              dout_9_re => dout_9_re_4,  -- sfix16_En14
              dout_9_im => dout_9_im_4,  -- sfix16_En14
              dout_11_re => dout_11_re_4,  -- sfix16_En14
              dout_11_im => dout_11_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_9_re_1 => dataOut_im_tmp(8),  -- sfix16_En14
              dout_9_im_1 => dataOut_re_tmp(8),  -- sfix16_En14
              dout_10_re => dataOut_im_tmp(9),  -- sfix16_En14
              dout_10_im => dataOut_re_tmp(9)  -- sfix16_En14
              );

  u_SDNF2_6_11 : RADIX22FFT_SDNF2_6_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_11 => rotate_11_2,  -- ufix1
              dout_10_re => dout_10_re_4,  -- sfix16_En14
              dout_10_im => dout_10_im_4,  -- sfix16_En14
              dout_12_re => dout_12_re_4,  -- sfix16_En14
              dout_12_im => dout_12_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_11_re => dataOut_im_tmp(10),  -- sfix16_En14
              dout_11_im => dataOut_re_tmp(10),  -- sfix16_En14
              dout_12_re_1 => dataOut_im_tmp(11),  -- sfix16_En14
              dout_12_im_1 => dataOut_re_tmp(11)  -- sfix16_En14
              );

  u_twdlROM_5_14 : TWDLROM_5_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_14_re => twdl_5_14_re,  -- sfix16_En14
              twdl_5_14_im => twdl_5_14_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_13 : TWDLMULT_SDNF1_5_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_10_re => dout_10_re_3,  -- sfix16_En14
              dout_10_im => dout_10_im_3,  -- sfix16_En14
              dout_12_re => dout_12_re_3,  -- sfix16_En14
              dout_12_im => dout_12_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_14_re => twdl_5_14_re,  -- sfix16_En14
              twdl_5_14_im => twdl_5_14_im,  -- sfix16_En14
              twdlXdin_13_re => twdlXdin_13_re_1,  -- sfix16_En14
              twdlXdin_13_im => twdlXdin_13_im_1,  -- sfix16_En14
              twdlXdin_14_re => twdlXdin_14_re_1,  -- sfix16_En14
              twdlXdin_14_im => twdlXdin_14_im_1  -- sfix16_En14
              );

  u_twdlROM_5_15 : TWDLROM_5_15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_15_re => twdl_5_15_re,  -- sfix16_En14
              twdl_5_15_im => twdl_5_15_im  -- sfix16_En14
              );

  u_twdlROM_5_16 : TWDLROM_5_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_16_re => twdl_5_16_re,  -- sfix16_En14
              twdl_5_16_im => twdl_5_16_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_15 : TWDLMULT_SDNF1_5_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_14_re => dout_14_re_3,  -- sfix16_En14
              dout_14_im => dout_14_im_3,  -- sfix16_En14
              dout_16_re => dout_16_re_3,  -- sfix16_En14
              dout_16_im => dout_16_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_15_re => twdl_5_15_re,  -- sfix16_En14
              twdl_5_15_im => twdl_5_15_im,  -- sfix16_En14
              twdl_5_16_re => twdl_5_16_re,  -- sfix16_En14
              twdl_5_16_im => twdl_5_16_im,  -- sfix16_En14
              twdlXdin_15_re => twdlXdin_15_re_1,  -- sfix16_En14
              twdlXdin_15_im => twdlXdin_15_im_1,  -- sfix16_En14
              twdlXdin_16_re => twdlXdin_16_re_1,  -- sfix16_En14
              twdlXdin_16_im => twdlXdin_16_im_1  -- sfix16_En14
              );

  u_SDNF1_5_13 : RADIX22FFT_SDNF1_5_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_13_re => twdlXdin_13_re_1,  -- sfix16_En14
              twdlXdin_13_im => twdlXdin_13_im_1,  -- sfix16_En14
              twdlXdin_15_re => twdlXdin_15_re_1,  -- sfix16_En14
              twdlXdin_15_im => twdlXdin_15_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_13_re => dout_13_re_4,  -- sfix16_En14
              dout_13_im => dout_13_im_4,  -- sfix16_En14
              dout_14_re => dout_14_re_4,  -- sfix16_En14
              dout_14_im => dout_14_im_4  -- sfix16_En14
              );

  u_SDNF1_5_15 : RADIX22FFT_SDNF1_5_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_14_re => twdlXdin_14_re_1,  -- sfix16_En14
              twdlXdin_14_im => twdlXdin_14_im_1,  -- sfix16_En14
              twdlXdin_16_re => twdlXdin_16_re_1,  -- sfix16_En14
              twdlXdin_16_im => twdlXdin_16_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_15_re => dout_15_re_4,  -- sfix16_En14
              dout_15_im => dout_15_im_4,  -- sfix16_En14
              dout_16_re => dout_16_re_4,  -- sfix16_En14
              dout_16_im => dout_16_im_4  -- sfix16_En14
              );

  u_SDNF2_6_13 : RADIX22FFT_SDNF2_6_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_13 => rotate_13_2,  -- ufix1
              dout_13_re => dout_13_re_4,  -- sfix16_En14
              dout_13_im => dout_13_im_4,  -- sfix16_En14
              dout_15_re => dout_15_re_4,  -- sfix16_En14
              dout_15_im => dout_15_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_13_re_1 => dataOut_im_tmp(12),  -- sfix16_En14
              dout_13_im_1 => dataOut_re_tmp(12),  -- sfix16_En14
              dout_14_re => dataOut_im_tmp(13),  -- sfix16_En14
              dout_14_im => dataOut_re_tmp(13)  -- sfix16_En14
              );

  u_SDNF2_6_15 : RADIX22FFT_SDNF2_6_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_15 => rotate_15_2,  -- ufix1
              dout_14_re => dout_14_re_4,  -- sfix16_En14
              dout_14_im => dout_14_im_4,  -- sfix16_En14
              dout_16_re => dout_16_re_4,  -- sfix16_En14
              dout_16_im => dout_16_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_15_re => dataOut_im_tmp(14),  -- sfix16_En14
              dout_15_im => dataOut_re_tmp(14),  -- sfix16_En14
              dout_16_re_1 => dataOut_im_tmp(15),  -- sfix16_En14
              dout_16_im_1 => dataOut_re_tmp(15)  -- sfix16_En14
              );

  u_twdlROM_3_18 : TWDLROM_3_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_18_re => twdl_3_18_re,  -- sfix16_En14
              twdl_3_18_im => twdl_3_18_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_17 : TWDLMULT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_re => dout_2_re_1,  -- sfix16_En14
              dout_2_im => dout_2_im_1,  -- sfix16_En14
              dout_4_re => dout_4_re_1,  -- sfix16_En14
              dout_4_im => dout_4_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_18_re => twdl_3_18_re,  -- sfix16_En14
              twdl_3_18_im => twdl_3_18_im,  -- sfix16_En14
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix16_En14
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix16_En14
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix16_En14
              twdlXdin_18_im => twdlXdin_18_im  -- sfix16_En14
              );

  u_twdlROM_3_25 : TWDLROM_3_25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_25_re => twdl_3_25_re,  -- sfix16_En14
              twdl_3_25_im => twdl_3_25_im  -- sfix16_En14
              );

  u_twdlROM_3_26 : TWDLROM_3_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_26_re => twdl_3_26_re,  -- sfix16_En14
              twdl_3_26_im => twdl_3_26_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_25 : TWDLMULT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_18_re => dout_18_re_1,  -- sfix16_En14
              dout_18_im => dout_18_im_1,  -- sfix16_En14
              dout_20_re => dout_20_re_1,  -- sfix16_En14
              dout_20_im => dout_20_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_25_re => twdl_3_25_re,  -- sfix16_En14
              twdl_3_25_im => twdl_3_25_im,  -- sfix16_En14
              twdl_3_26_re => twdl_3_26_re,  -- sfix16_En14
              twdl_3_26_im => twdl_3_26_im,  -- sfix16_En14
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix16_En14
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix16_En14
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix16_En14
              twdlXdin_26_im => twdlXdin_26_im  -- sfix16_En14
              );

  u_SDNF1_3_17 : RADIX22FFT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix16_En14
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix16_En14
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix16_En14
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_17_re => dout_17_re_2,  -- sfix16_En14
              dout_17_im => dout_17_im_2,  -- sfix16_En14
              dout_18_re => dout_18_re_2,  -- sfix16_En14
              dout_18_im => dout_18_im_2  -- sfix16_En14
              );

  u_twdlROM_3_21 : TWDLROM_3_21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_21_re => twdl_3_21_re,  -- sfix16_En14
              twdl_3_21_im => twdl_3_21_im  -- sfix16_En14
              );

  u_twdlROM_3_22 : TWDLROM_3_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_22_re => twdl_3_22_re,  -- sfix16_En14
              twdl_3_22_im => twdl_3_22_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_21 : TWDLMULT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_10_re => dout_10_re_1,  -- sfix16_En14
              dout_10_im => dout_10_im_1,  -- sfix16_En14
              dout_12_re => dout_12_re_1,  -- sfix16_En14
              dout_12_im => dout_12_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_21_re => twdl_3_21_re,  -- sfix16_En14
              twdl_3_21_im => twdl_3_21_im,  -- sfix16_En14
              twdl_3_22_re => twdl_3_22_re,  -- sfix16_En14
              twdl_3_22_im => twdl_3_22_im,  -- sfix16_En14
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix16_En14
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix16_En14
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix16_En14
              twdlXdin_22_im => twdlXdin_22_im  -- sfix16_En14
              );

  u_twdlROM_3_29 : TWDLROM_3_29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_29_re => twdl_3_29_re,  -- sfix16_En14
              twdl_3_29_im => twdl_3_29_im  -- sfix16_En14
              );

  u_twdlROM_3_30 : TWDLROM_3_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_30_re => twdl_3_30_re,  -- sfix16_En14
              twdl_3_30_im => twdl_3_30_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_29 : TWDLMULT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_26_re => dout_26_re_1,  -- sfix16_En14
              dout_26_im => dout_26_im_1,  -- sfix16_En14
              dout_28_re => dout_28_re_1,  -- sfix16_En14
              dout_28_im => dout_28_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_29_re => twdl_3_29_re,  -- sfix16_En14
              twdl_3_29_im => twdl_3_29_im,  -- sfix16_En14
              twdl_3_30_re => twdl_3_30_re,  -- sfix16_En14
              twdl_3_30_im => twdl_3_30_im,  -- sfix16_En14
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix16_En14
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix16_En14
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix16_En14
              twdlXdin_30_im => twdlXdin_30_im  -- sfix16_En14
              );

  u_SDNF1_3_25 : RADIX22FFT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix16_En14
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix16_En14
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix16_En14
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_25_re => dout_25_re_2,  -- sfix16_En14
              dout_25_im => dout_25_im_2,  -- sfix16_En14
              dout_26_re => dout_26_re_2,  -- sfix16_En14
              dout_26_im => dout_26_im_2  -- sfix16_En14
              );

  u_SDNF2_4_17 : RADIX22FFT_SDNF2_4_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_17 => rotate_17_2,  -- ufix1
              dout_17_re => dout_17_re_2,  -- sfix16_En14
              dout_17_im => dout_17_im_2,  -- sfix16_En14
              dout_25_re => dout_25_re_2,  -- sfix16_En14
              dout_25_im => dout_25_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_17_re_1 => dout_17_re_3,  -- sfix16_En14
              dout_17_im_1 => dout_17_im_3,  -- sfix16_En14
              dout_18_re => dout_18_re_3,  -- sfix16_En14
              dout_18_im => dout_18_im_3  -- sfix16_En14
              );

  u_SDNF1_3_19 : RADIX22FFT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix16_En14
              twdlXdin_18_im => twdlXdin_18_im,  -- sfix16_En14
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix16_En14
              twdlXdin_26_im => twdlXdin_26_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_19_re => dout_19_re_2,  -- sfix16_En14
              dout_19_im => dout_19_im_2,  -- sfix16_En14
              dout_20_re => dout_20_re_2,  -- sfix16_En14
              dout_20_im => dout_20_im_2  -- sfix16_En14
              );

  u_SDNF1_3_27 : RADIX22FFT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix16_En14
              twdlXdin_22_im => twdlXdin_22_im,  -- sfix16_En14
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix16_En14
              twdlXdin_30_im => twdlXdin_30_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_27_re => dout_27_re_2,  -- sfix16_En14
              dout_27_im => dout_27_im_2,  -- sfix16_En14
              dout_28_re => dout_28_re_2,  -- sfix16_En14
              dout_28_im => dout_28_im_2  -- sfix16_En14
              );

  u_SDNF2_4_19 : RADIX22FFT_SDNF2_4_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_19 => rotate_19_1,  -- ufix1
              dout_19_re => dout_19_re_2,  -- sfix16_En14
              dout_19_im => dout_19_im_2,  -- sfix16_En14
              dout_27_re => dout_27_re_2,  -- sfix16_En14
              dout_27_im => dout_27_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_19_re_1 => dout_19_re_3,  -- sfix16_En14
              dout_19_im_1 => dout_19_im_3,  -- sfix16_En14
              dout_20_re => dout_20_re_3,  -- sfix16_En14
              dout_20_im => dout_20_im_3  -- sfix16_En14
              );

  u_twdlROM_5_18 : TWDLROM_5_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_18_re => twdl_5_18_re,  -- sfix16_En14
              twdl_5_18_im => twdl_5_18_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_17 : TWDLMULT_SDNF1_5_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_17_re => dout_17_re_3,  -- sfix16_En14
              dout_17_im => dout_17_im_3,  -- sfix16_En14
              dout_19_re => dout_19_re_3,  -- sfix16_En14
              dout_19_im => dout_19_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_18_re => twdl_5_18_re,  -- sfix16_En14
              twdl_5_18_im => twdl_5_18_im,  -- sfix16_En14
              twdlXdin_17_re => twdlXdin_17_re_1,  -- sfix16_En14
              twdlXdin_17_im => twdlXdin_17_im_1,  -- sfix16_En14
              twdlXdin_18_re => twdlXdin_18_re_1,  -- sfix16_En14
              twdlXdin_18_im => twdlXdin_18_im_1  -- sfix16_En14
              );

  u_twdlROM_3_19 : TWDLROM_3_19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_19_re => twdl_3_19_re,  -- sfix16_En14
              twdl_3_19_im => twdl_3_19_im  -- sfix16_En14
              );

  u_twdlROM_3_20 : TWDLROM_3_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_20_re => twdl_3_20_re,  -- sfix16_En14
              twdl_3_20_im => twdl_3_20_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_19 : TWDLMULT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_6_re => dout_6_re_1,  -- sfix16_En14
              dout_6_im => dout_6_im_1,  -- sfix16_En14
              dout_8_re => dout_8_re_1,  -- sfix16_En14
              dout_8_im => dout_8_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_19_re => twdl_3_19_re,  -- sfix16_En14
              twdl_3_19_im => twdl_3_19_im,  -- sfix16_En14
              twdl_3_20_re => twdl_3_20_re,  -- sfix16_En14
              twdl_3_20_im => twdl_3_20_im,  -- sfix16_En14
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix16_En14
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix16_En14
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix16_En14
              twdlXdin_20_im => twdlXdin_20_im  -- sfix16_En14
              );

  u_twdlROM_3_27 : TWDLROM_3_27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_27_re => twdl_3_27_re,  -- sfix16_En14
              twdl_3_27_im => twdl_3_27_im  -- sfix16_En14
              );

  u_twdlROM_3_28 : TWDLROM_3_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_28_re => twdl_3_28_re,  -- sfix16_En14
              twdl_3_28_im => twdl_3_28_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_27 : TWDLMULT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_22_re => dout_22_re_1,  -- sfix16_En14
              dout_22_im => dout_22_im_1,  -- sfix16_En14
              dout_24_re => dout_24_re_1,  -- sfix16_En14
              dout_24_im => dout_24_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_27_re => twdl_3_27_re,  -- sfix16_En14
              twdl_3_27_im => twdl_3_27_im,  -- sfix16_En14
              twdl_3_28_re => twdl_3_28_re,  -- sfix16_En14
              twdl_3_28_im => twdl_3_28_im,  -- sfix16_En14
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix16_En14
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix16_En14
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix16_En14
              twdlXdin_28_im => twdlXdin_28_im  -- sfix16_En14
              );

  u_SDNF1_3_21 : RADIX22FFT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix16_En14
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix16_En14
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix16_En14
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_21_re => dout_21_re_2,  -- sfix16_En14
              dout_21_im => dout_21_im_2,  -- sfix16_En14
              dout_22_re => dout_22_re_2,  -- sfix16_En14
              dout_22_im => dout_22_im_2  -- sfix16_En14
              );

  u_twdlROM_3_23 : TWDLROM_3_23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_23_re => twdl_3_23_re,  -- sfix16_En14
              twdl_3_23_im => twdl_3_23_im  -- sfix16_En14
              );

  u_twdlROM_3_24 : TWDLROM_3_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_24_re => twdl_3_24_re,  -- sfix16_En14
              twdl_3_24_im => twdl_3_24_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_23 : TWDLMULT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_14_re => dout_14_re_1,  -- sfix16_En14
              dout_14_im => dout_14_im_1,  -- sfix16_En14
              dout_16_re => dout_16_re_1,  -- sfix16_En14
              dout_16_im => dout_16_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_23_re => twdl_3_23_re,  -- sfix16_En14
              twdl_3_23_im => twdl_3_23_im,  -- sfix16_En14
              twdl_3_24_re => twdl_3_24_re,  -- sfix16_En14
              twdl_3_24_im => twdl_3_24_im,  -- sfix16_En14
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix16_En14
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix16_En14
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix16_En14
              twdlXdin_24_im => twdlXdin_24_im  -- sfix16_En14
              );

  u_twdlROM_3_31 : TWDLROM_3_31
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_31_re => twdl_3_31_re,  -- sfix16_En14
              twdl_3_31_im => twdl_3_31_im  -- sfix16_En14
              );

  u_twdlROM_3_32 : TWDLROM_3_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_32_re => twdl_3_32_re,  -- sfix16_En14
              twdl_3_32_im => twdl_3_32_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_31 : TWDLMULT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_30_re => dout_30_re_1,  -- sfix16_En14
              dout_30_im => dout_30_im_1,  -- sfix16_En14
              dout_32_re => dout_32_re_1,  -- sfix16_En14
              dout_32_im => dout_32_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_31_re => twdl_3_31_re,  -- sfix16_En14
              twdl_3_31_im => twdl_3_31_im,  -- sfix16_En14
              twdl_3_32_re => twdl_3_32_re,  -- sfix16_En14
              twdl_3_32_im => twdl_3_32_im,  -- sfix16_En14
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix16_En14
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix16_En14
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix16_En14
              twdlXdin_32_im => twdlXdin_32_im  -- sfix16_En14
              );

  u_SDNF1_3_29 : RADIX22FFT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix16_En14
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix16_En14
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix16_En14
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_29_re => dout_29_re_2,  -- sfix16_En14
              dout_29_im => dout_29_im_2,  -- sfix16_En14
              dout_30_re => dout_30_re_2,  -- sfix16_En14
              dout_30_im => dout_30_im_2  -- sfix16_En14
              );

  u_SDNF2_4_21 : RADIX22FFT_SDNF2_4_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_21 => rotate_21_1,  -- ufix1
              dout_21_re => dout_21_re_2,  -- sfix16_En14
              dout_21_im => dout_21_im_2,  -- sfix16_En14
              dout_29_re => dout_29_re_2,  -- sfix16_En14
              dout_29_im => dout_29_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_21_re_1 => dout_21_re_3,  -- sfix16_En14
              dout_21_im_1 => dout_21_im_3,  -- sfix16_En14
              dout_22_re => dout_22_re_3,  -- sfix16_En14
              dout_22_im => dout_22_im_3  -- sfix16_En14
              );

  u_SDNF1_3_23 : RADIX22FFT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix16_En14
              twdlXdin_20_im => twdlXdin_20_im,  -- sfix16_En14
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix16_En14
              twdlXdin_28_im => twdlXdin_28_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_23_re => dout_23_re_2,  -- sfix16_En14
              dout_23_im => dout_23_im_2,  -- sfix16_En14
              dout_24_re => dout_24_re_2,  -- sfix16_En14
              dout_24_im => dout_24_im_2  -- sfix16_En14
              );

  u_SDNF1_3_31 : RADIX22FFT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix16_En14
              twdlXdin_24_im => twdlXdin_24_im,  -- sfix16_En14
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix16_En14
              twdlXdin_32_im => twdlXdin_32_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_31_re => dout_31_re_2,  -- sfix16_En14
              dout_31_im => dout_31_im_2,  -- sfix16_En14
              dout_32_re => dout_32_re_2,  -- sfix16_En14
              dout_32_im => dout_32_im_2  -- sfix16_En14
              );

  u_SDNF2_4_23 : RADIX22FFT_SDNF2_4_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_23 => rotate_23_1,  -- ufix1
              dout_23_re => dout_23_re_2,  -- sfix16_En14
              dout_23_im => dout_23_im_2,  -- sfix16_En14
              dout_31_re => dout_31_re_2,  -- sfix16_En14
              dout_31_im => dout_31_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_23_re_1 => dout_23_re_3,  -- sfix16_En14
              dout_23_im_1 => dout_23_im_3,  -- sfix16_En14
              dout_24_re => dout_24_re_3,  -- sfix16_En14
              dout_24_im => dout_24_im_3  -- sfix16_En14
              );

  u_twdlROM_5_19 : TWDLROM_5_19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_19_re => twdl_5_19_re,  -- sfix16_En14
              twdl_5_19_im => twdl_5_19_im  -- sfix16_En14
              );

  u_twdlROM_5_20 : TWDLROM_5_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_20_re => twdl_5_20_re,  -- sfix16_En14
              twdl_5_20_im => twdl_5_20_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_19 : TWDLMULT_SDNF1_5_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_21_re => dout_21_re_3,  -- sfix16_En14
              dout_21_im => dout_21_im_3,  -- sfix16_En14
              dout_23_re => dout_23_re_3,  -- sfix16_En14
              dout_23_im => dout_23_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_19_re => twdl_5_19_re,  -- sfix16_En14
              twdl_5_19_im => twdl_5_19_im,  -- sfix16_En14
              twdl_5_20_re => twdl_5_20_re,  -- sfix16_En14
              twdl_5_20_im => twdl_5_20_im,  -- sfix16_En14
              twdlXdin_19_re => twdlXdin_19_re_1,  -- sfix16_En14
              twdlXdin_19_im => twdlXdin_19_im_1,  -- sfix16_En14
              twdlXdin_20_re => twdlXdin_20_re_1,  -- sfix16_En14
              twdlXdin_20_im => twdlXdin_20_im_1  -- sfix16_En14
              );

  u_SDNF1_5_17 : RADIX22FFT_SDNF1_5_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_17_re => twdlXdin_17_re_1,  -- sfix16_En14
              twdlXdin_17_im => twdlXdin_17_im_1,  -- sfix16_En14
              twdlXdin_19_re => twdlXdin_19_re_1,  -- sfix16_En14
              twdlXdin_19_im => twdlXdin_19_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_17_re => dout_17_re_4,  -- sfix16_En14
              dout_17_im => dout_17_im_4,  -- sfix16_En14
              dout_18_re => dout_18_re_4,  -- sfix16_En14
              dout_18_im => dout_18_im_4  -- sfix16_En14
              );

  u_SDNF1_5_19 : RADIX22FFT_SDNF1_5_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_18_re => twdlXdin_18_re_1,  -- sfix16_En14
              twdlXdin_18_im => twdlXdin_18_im_1,  -- sfix16_En14
              twdlXdin_20_re => twdlXdin_20_re_1,  -- sfix16_En14
              twdlXdin_20_im => twdlXdin_20_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_19_re => dout_19_re_4,  -- sfix16_En14
              dout_19_im => dout_19_im_4,  -- sfix16_En14
              dout_20_re => dout_20_re_4,  -- sfix16_En14
              dout_20_im => dout_20_im_4  -- sfix16_En14
              );

  u_SDNF2_6_17 : RADIX22FFT_SDNF2_6_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_17 => rotate_17_1,  -- ufix1
              dout_17_re => dout_17_re_4,  -- sfix16_En14
              dout_17_im => dout_17_im_4,  -- sfix16_En14
              dout_19_re => dout_19_re_4,  -- sfix16_En14
              dout_19_im => dout_19_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_17_re_1 => dataOut_im_tmp(16),  -- sfix16_En14
              dout_17_im_1 => dataOut_re_tmp(16),  -- sfix16_En14
              dout_18_re => dataOut_im_tmp(17),  -- sfix16_En14
              dout_18_im => dataOut_re_tmp(17)  -- sfix16_En14
              );

  u_SDNF2_6_19 : RADIX22FFT_SDNF2_6_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_19 => rotate_19_2,  -- ufix1
              dout_18_re => dout_18_re_4,  -- sfix16_En14
              dout_18_im => dout_18_im_4,  -- sfix16_En14
              dout_20_re => dout_20_re_4,  -- sfix16_En14
              dout_20_im => dout_20_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_19_re => dataOut_im_tmp(18),  -- sfix16_En14
              dout_19_im => dataOut_re_tmp(18),  -- sfix16_En14
              dout_20_re_1 => dataOut_im_tmp(19),  -- sfix16_En14
              dout_20_im_1 => dataOut_re_tmp(19)  -- sfix16_En14
              );

  u_twdlROM_5_22 : TWDLROM_5_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_22_re => twdl_5_22_re,  -- sfix16_En14
              twdl_5_22_im => twdl_5_22_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_21 : TWDLMULT_SDNF1_5_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_18_re => dout_18_re_3,  -- sfix16_En14
              dout_18_im => dout_18_im_3,  -- sfix16_En14
              dout_20_re => dout_20_re_3,  -- sfix16_En14
              dout_20_im => dout_20_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_22_re => twdl_5_22_re,  -- sfix16_En14
              twdl_5_22_im => twdl_5_22_im,  -- sfix16_En14
              twdlXdin_21_re => twdlXdin_21_re_1,  -- sfix16_En14
              twdlXdin_21_im => twdlXdin_21_im_1,  -- sfix16_En14
              twdlXdin_22_re => twdlXdin_22_re_1,  -- sfix16_En14
              twdlXdin_22_im => twdlXdin_22_im_1  -- sfix16_En14
              );

  u_twdlROM_5_23 : TWDLROM_5_23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_23_re => twdl_5_23_re,  -- sfix16_En14
              twdl_5_23_im => twdl_5_23_im  -- sfix16_En14
              );

  u_twdlROM_5_24 : TWDLROM_5_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_24_re => twdl_5_24_re,  -- sfix16_En14
              twdl_5_24_im => twdl_5_24_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_23 : TWDLMULT_SDNF1_5_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_22_re => dout_22_re_3,  -- sfix16_En14
              dout_22_im => dout_22_im_3,  -- sfix16_En14
              dout_24_re => dout_24_re_3,  -- sfix16_En14
              dout_24_im => dout_24_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_23_re => twdl_5_23_re,  -- sfix16_En14
              twdl_5_23_im => twdl_5_23_im,  -- sfix16_En14
              twdl_5_24_re => twdl_5_24_re,  -- sfix16_En14
              twdl_5_24_im => twdl_5_24_im,  -- sfix16_En14
              twdlXdin_23_re => twdlXdin_23_re_1,  -- sfix16_En14
              twdlXdin_23_im => twdlXdin_23_im_1,  -- sfix16_En14
              twdlXdin_24_re => twdlXdin_24_re_1,  -- sfix16_En14
              twdlXdin_24_im => twdlXdin_24_im_1  -- sfix16_En14
              );

  u_SDNF1_5_21 : RADIX22FFT_SDNF1_5_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_21_re => twdlXdin_21_re_1,  -- sfix16_En14
              twdlXdin_21_im => twdlXdin_21_im_1,  -- sfix16_En14
              twdlXdin_23_re => twdlXdin_23_re_1,  -- sfix16_En14
              twdlXdin_23_im => twdlXdin_23_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_21_re => dout_21_re_4,  -- sfix16_En14
              dout_21_im => dout_21_im_4,  -- sfix16_En14
              dout_22_re => dout_22_re_4,  -- sfix16_En14
              dout_22_im => dout_22_im_4  -- sfix16_En14
              );

  u_SDNF1_5_23 : RADIX22FFT_SDNF1_5_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_22_re => twdlXdin_22_re_1,  -- sfix16_En14
              twdlXdin_22_im => twdlXdin_22_im_1,  -- sfix16_En14
              twdlXdin_24_re => twdlXdin_24_re_1,  -- sfix16_En14
              twdlXdin_24_im => twdlXdin_24_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_23_re => dout_23_re_4,  -- sfix16_En14
              dout_23_im => dout_23_im_4,  -- sfix16_En14
              dout_24_re => dout_24_re_4,  -- sfix16_En14
              dout_24_im => dout_24_im_4  -- sfix16_En14
              );

  u_SDNF2_6_21 : RADIX22FFT_SDNF2_6_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_21 => rotate_21_2,  -- ufix1
              dout_21_re => dout_21_re_4,  -- sfix16_En14
              dout_21_im => dout_21_im_4,  -- sfix16_En14
              dout_23_re => dout_23_re_4,  -- sfix16_En14
              dout_23_im => dout_23_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_21_re_1 => dataOut_im_tmp(20),  -- sfix16_En14
              dout_21_im_1 => dataOut_re_tmp(20),  -- sfix16_En14
              dout_22_re => dataOut_im_tmp(21),  -- sfix16_En14
              dout_22_im => dataOut_re_tmp(21)  -- sfix16_En14
              );

  u_SDNF2_6_23 : RADIX22FFT_SDNF2_6_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_23 => rotate_23_2,  -- ufix1
              dout_22_re => dout_22_re_4,  -- sfix16_En14
              dout_22_im => dout_22_im_4,  -- sfix16_En14
              dout_24_re => dout_24_re_4,  -- sfix16_En14
              dout_24_im => dout_24_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_23_re => dataOut_im_tmp(22),  -- sfix16_En14
              dout_23_im => dataOut_re_tmp(22),  -- sfix16_En14
              dout_24_re_1 => dataOut_im_tmp(23),  -- sfix16_En14
              dout_24_im_1 => dataOut_re_tmp(23)  -- sfix16_En14
              );

  u_SDNF2_4_25 : RADIX22FFT_SDNF2_4_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_25 => rotate_25_2,  -- ufix1
              dout_18_re => dout_18_re_2,  -- sfix16_En14
              dout_18_im => dout_18_im_2,  -- sfix16_En14
              dout_26_re => dout_26_re_2,  -- sfix16_En14
              dout_26_im => dout_26_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_25_re => dout_25_re_3,  -- sfix16_En14
              dout_25_im => dout_25_im_3,  -- sfix16_En14
              dout_26_re_1 => dout_26_re_3,  -- sfix16_En14
              dout_26_im_1 => dout_26_im_3  -- sfix16_En14
              );

  u_SDNF2_4_27 : RADIX22FFT_SDNF2_4_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_27 => rotate_27_1,  -- ufix1
              dout_20_re => dout_20_re_2,  -- sfix16_En14
              dout_20_im => dout_20_im_2,  -- sfix16_En14
              dout_28_re => dout_28_re_2,  -- sfix16_En14
              dout_28_im => dout_28_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_27_re => dout_27_re_3,  -- sfix16_En14
              dout_27_im => dout_27_im_3,  -- sfix16_En14
              dout_28_re_1 => dout_28_re_3,  -- sfix16_En14
              dout_28_im_1 => dout_28_im_3  -- sfix16_En14
              );

  u_twdlROM_5_26 : TWDLROM_5_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_26_re => twdl_5_26_re,  -- sfix16_En14
              twdl_5_26_im => twdl_5_26_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_25 : TWDLMULT_SDNF1_5_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_25_re => dout_25_re_3,  -- sfix16_En14
              dout_25_im => dout_25_im_3,  -- sfix16_En14
              dout_27_re => dout_27_re_3,  -- sfix16_En14
              dout_27_im => dout_27_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_26_re => twdl_5_26_re,  -- sfix16_En14
              twdl_5_26_im => twdl_5_26_im,  -- sfix16_En14
              twdlXdin_25_re => twdlXdin_25_re_1,  -- sfix16_En14
              twdlXdin_25_im => twdlXdin_25_im_1,  -- sfix16_En14
              twdlXdin_26_re => twdlXdin_26_re_1,  -- sfix16_En14
              twdlXdin_26_im => twdlXdin_26_im_1  -- sfix16_En14
              );

  u_SDNF2_4_29 : RADIX22FFT_SDNF2_4_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_29 => rotate_29_1,  -- ufix1
              dout_22_re => dout_22_re_2,  -- sfix16_En14
              dout_22_im => dout_22_im_2,  -- sfix16_En14
              dout_30_re => dout_30_re_2,  -- sfix16_En14
              dout_30_im => dout_30_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_29_re => dout_29_re_3,  -- sfix16_En14
              dout_29_im => dout_29_im_3,  -- sfix16_En14
              dout_30_re_1 => dout_30_re_3,  -- sfix16_En14
              dout_30_im_1 => dout_30_im_3  -- sfix16_En14
              );

  u_SDNF2_4_31 : RADIX22FFT_SDNF2_4_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_31 => rotate_31_1,  -- ufix1
              dout_24_re => dout_24_re_2,  -- sfix16_En14
              dout_24_im => dout_24_im_2,  -- sfix16_En14
              dout_32_re => dout_32_re_2,  -- sfix16_En14
              dout_32_im => dout_32_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_31_re => dout_31_re_3,  -- sfix16_En14
              dout_31_im => dout_31_im_3,  -- sfix16_En14
              dout_32_re_1 => dout_32_re_3,  -- sfix16_En14
              dout_32_im_1 => dout_32_im_3  -- sfix16_En14
              );

  u_twdlROM_5_27 : TWDLROM_5_27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_27_re => twdl_5_27_re,  -- sfix16_En14
              twdl_5_27_im => twdl_5_27_im  -- sfix16_En14
              );

  u_twdlROM_5_28 : TWDLROM_5_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_28_re => twdl_5_28_re,  -- sfix16_En14
              twdl_5_28_im => twdl_5_28_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_27 : TWDLMULT_SDNF1_5_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_29_re => dout_29_re_3,  -- sfix16_En14
              dout_29_im => dout_29_im_3,  -- sfix16_En14
              dout_31_re => dout_31_re_3,  -- sfix16_En14
              dout_31_im => dout_31_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_27_re => twdl_5_27_re,  -- sfix16_En14
              twdl_5_27_im => twdl_5_27_im,  -- sfix16_En14
              twdl_5_28_re => twdl_5_28_re,  -- sfix16_En14
              twdl_5_28_im => twdl_5_28_im,  -- sfix16_En14
              twdlXdin_27_re => twdlXdin_27_re_1,  -- sfix16_En14
              twdlXdin_27_im => twdlXdin_27_im_1,  -- sfix16_En14
              twdlXdin_28_re => twdlXdin_28_re_1,  -- sfix16_En14
              twdlXdin_28_im => twdlXdin_28_im_1  -- sfix16_En14
              );

  u_SDNF1_5_25 : RADIX22FFT_SDNF1_5_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_25_re => twdlXdin_25_re_1,  -- sfix16_En14
              twdlXdin_25_im => twdlXdin_25_im_1,  -- sfix16_En14
              twdlXdin_27_re => twdlXdin_27_re_1,  -- sfix16_En14
              twdlXdin_27_im => twdlXdin_27_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_25_re => dout_25_re_4,  -- sfix16_En14
              dout_25_im => dout_25_im_4,  -- sfix16_En14
              dout_26_re => dout_26_re_4,  -- sfix16_En14
              dout_26_im => dout_26_im_4  -- sfix16_En14
              );

  u_SDNF1_5_27 : RADIX22FFT_SDNF1_5_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_26_re => twdlXdin_26_re_1,  -- sfix16_En14
              twdlXdin_26_im => twdlXdin_26_im_1,  -- sfix16_En14
              twdlXdin_28_re => twdlXdin_28_re_1,  -- sfix16_En14
              twdlXdin_28_im => twdlXdin_28_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_27_re => dout_27_re_4,  -- sfix16_En14
              dout_27_im => dout_27_im_4,  -- sfix16_En14
              dout_28_re => dout_28_re_4,  -- sfix16_En14
              dout_28_im => dout_28_im_4  -- sfix16_En14
              );

  u_SDNF2_6_25 : RADIX22FFT_SDNF2_6_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_25 => rotate_25_1,  -- ufix1
              dout_25_re => dout_25_re_4,  -- sfix16_En14
              dout_25_im => dout_25_im_4,  -- sfix16_En14
              dout_27_re => dout_27_re_4,  -- sfix16_En14
              dout_27_im => dout_27_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_25_re_1 => dataOut_im_tmp(24),  -- sfix16_En14
              dout_25_im_1 => dataOut_re_tmp(24),  -- sfix16_En14
              dout_26_re => dataOut_im_tmp(25),  -- sfix16_En14
              dout_26_im => dataOut_re_tmp(25)  -- sfix16_En14
              );

  u_SDNF2_6_27 : RADIX22FFT_SDNF2_6_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_27 => rotate_27_2,  -- ufix1
              dout_26_re => dout_26_re_4,  -- sfix16_En14
              dout_26_im => dout_26_im_4,  -- sfix16_En14
              dout_28_re => dout_28_re_4,  -- sfix16_En14
              dout_28_im => dout_28_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_27_re => dataOut_im_tmp(26),  -- sfix16_En14
              dout_27_im => dataOut_re_tmp(26),  -- sfix16_En14
              dout_28_re_1 => dataOut_im_tmp(27),  -- sfix16_En14
              dout_28_im_1 => dataOut_re_tmp(27)  -- sfix16_En14
              );

  u_twdlROM_5_30 : TWDLROM_5_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_30_re => twdl_5_30_re,  -- sfix16_En14
              twdl_5_30_im => twdl_5_30_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_29 : TWDLMULT_SDNF1_5_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_26_re => dout_26_re_3,  -- sfix16_En14
              dout_26_im => dout_26_im_3,  -- sfix16_En14
              dout_28_re => dout_28_re_3,  -- sfix16_En14
              dout_28_im => dout_28_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_30_re => twdl_5_30_re,  -- sfix16_En14
              twdl_5_30_im => twdl_5_30_im,  -- sfix16_En14
              twdlXdin_29_re => twdlXdin_29_re_1,  -- sfix16_En14
              twdlXdin_29_im => twdlXdin_29_im_1,  -- sfix16_En14
              twdlXdin_30_re => twdlXdin_30_re_1,  -- sfix16_En14
              twdlXdin_30_im => twdlXdin_30_im_1  -- sfix16_En14
              );

  u_twdlROM_5_31 : TWDLROM_5_31
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_31_re => twdl_5_31_re,  -- sfix16_En14
              twdl_5_31_im => twdl_5_31_im  -- sfix16_En14
              );

  u_twdlROM_5_32 : TWDLROM_5_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_32_re => twdl_5_32_re,  -- sfix16_En14
              twdl_5_32_im => twdl_5_32_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_31 : TWDLMULT_SDNF1_5_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_30_re => dout_30_re_3,  -- sfix16_En14
              dout_30_im => dout_30_im_3,  -- sfix16_En14
              dout_32_re => dout_32_re_3,  -- sfix16_En14
              dout_32_im => dout_32_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_31_re => twdl_5_31_re,  -- sfix16_En14
              twdl_5_31_im => twdl_5_31_im,  -- sfix16_En14
              twdl_5_32_re => twdl_5_32_re,  -- sfix16_En14
              twdl_5_32_im => twdl_5_32_im,  -- sfix16_En14
              twdlXdin_31_re => twdlXdin_31_re_1,  -- sfix16_En14
              twdlXdin_31_im => twdlXdin_31_im_1,  -- sfix16_En14
              twdlXdin_32_re => twdlXdin_32_re_1,  -- sfix16_En14
              twdlXdin_32_im => twdlXdin_32_im_1  -- sfix16_En14
              );

  u_SDNF1_5_29 : RADIX22FFT_SDNF1_5_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_29_re => twdlXdin_29_re_1,  -- sfix16_En14
              twdlXdin_29_im => twdlXdin_29_im_1,  -- sfix16_En14
              twdlXdin_31_re => twdlXdin_31_re_1,  -- sfix16_En14
              twdlXdin_31_im => twdlXdin_31_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_29_re => dout_29_re_4,  -- sfix16_En14
              dout_29_im => dout_29_im_4,  -- sfix16_En14
              dout_30_re => dout_30_re_4,  -- sfix16_En14
              dout_30_im => dout_30_im_4  -- sfix16_En14
              );

  u_SDNF1_5_31 : RADIX22FFT_SDNF1_5_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_30_re => twdlXdin_30_re_1,  -- sfix16_En14
              twdlXdin_30_im => twdlXdin_30_im_1,  -- sfix16_En14
              twdlXdin_32_re => twdlXdin_32_re_1,  -- sfix16_En14
              twdlXdin_32_im => twdlXdin_32_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_31_re => dout_31_re_4,  -- sfix16_En14
              dout_31_im => dout_31_im_4,  -- sfix16_En14
              dout_32_re => dout_32_re_4,  -- sfix16_En14
              dout_32_im => dout_32_im_4  -- sfix16_En14
              );

  u_SDNF2_6_29 : RADIX22FFT_SDNF2_6_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_29 => rotate_29_2,  -- ufix1
              dout_29_re => dout_29_re_4,  -- sfix16_En14
              dout_29_im => dout_29_im_4,  -- sfix16_En14
              dout_31_re => dout_31_re_4,  -- sfix16_En14
              dout_31_im => dout_31_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_29_re_1 => dataOut_im_tmp(28),  -- sfix16_En14
              dout_29_im_1 => dataOut_re_tmp(28),  -- sfix16_En14
              dout_30_re => dataOut_im_tmp(29),  -- sfix16_En14
              dout_30_im => dataOut_re_tmp(29)  -- sfix16_En14
              );

  u_SDNF2_6_31 : RADIX22FFT_SDNF2_6_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_31 => rotate_31_2,  -- ufix1
              dout_30_re => dout_30_re_4,  -- sfix16_En14
              dout_30_im => dout_30_im_4,  -- sfix16_En14
              dout_32_re => dout_32_re_4,  -- sfix16_En14
              dout_32_im => dout_32_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_31_re => dataOut_im_tmp(30),  -- sfix16_En14
              dout_31_im => dataOut_re_tmp(30),  -- sfix16_En14
              dout_32_re_1 => dataOut_im_tmp(31),  -- sfix16_En14
              dout_32_im_1 => dataOut_re_tmp(31)  -- sfix16_En14
              );

  u_SDNF2_2_33 : RADIX22FFT_SDNF2_2_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_33 => rotate_33_2,  -- ufix1
              dout_2_re => dout_2_re,  -- sfix16_En14
              dout_2_im => dout_2_im,  -- sfix16_En14
              dout_34_re => dout_34_re,  -- sfix16_En14
              dout_34_im => dout_34_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_33_re => dout_33_re_1,  -- sfix16_En14
              dout_33_im => dout_33_im_1,  -- sfix16_En14
              dout_34_re_1 => dout_34_re_1,  -- sfix16_En14
              dout_34_im_1 => dout_34_im_1  -- sfix16_En14
              );

  u_SDNF2_2_35 : RADIX22FFT_SDNF2_2_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_35 => rotate_35,  -- ufix1
              dout_4_re => dout_4_re,  -- sfix16_En14
              dout_4_im => dout_4_im,  -- sfix16_En14
              dout_36_re => dout_36_re,  -- sfix16_En14
              dout_36_im => dout_36_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_35_re => dout_35_re_1,  -- sfix16_En14
              dout_35_im => dout_35_im_1,  -- sfix16_En14
              dout_36_re_1 => dout_36_re_1,  -- sfix16_En14
              dout_36_im_1 => dout_36_im_1  -- sfix16_En14
              );

  u_twdlROM_3_34 : TWDLROM_3_34
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_34_re => twdl_3_34_re,  -- sfix16_En14
              twdl_3_34_im => twdl_3_34_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_33 : TWDLMULT_SDNF1_3_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_33_re => dout_33_re_1,  -- sfix16_En14
              dout_33_im => dout_33_im_1,  -- sfix16_En14
              dout_35_re => dout_35_re_1,  -- sfix16_En14
              dout_35_im => dout_35_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_34_re => twdl_3_34_re,  -- sfix16_En14
              twdl_3_34_im => twdl_3_34_im,  -- sfix16_En14
              twdlXdin_33_re => twdlXdin_33_re,  -- sfix16_En14
              twdlXdin_33_im => twdlXdin_33_im,  -- sfix16_En14
              twdlXdin_34_re => twdlXdin_34_re,  -- sfix16_En14
              twdlXdin_34_im => twdlXdin_34_im  -- sfix16_En14
              );

  u_SDNF2_2_49 : RADIX22FFT_SDNF2_2_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_49 => rotate_49,  -- ufix1
              dout_18_re => dout_18_re,  -- sfix16_En14
              dout_18_im => dout_18_im,  -- sfix16_En14
              dout_50_re => dout_50_re,  -- sfix16_En14
              dout_50_im => dout_50_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_49_re => dout_49_re_1,  -- sfix16_En14
              dout_49_im => dout_49_im_1,  -- sfix16_En14
              dout_50_re_1 => dout_50_re_1,  -- sfix16_En14
              dout_50_im_1 => dout_50_im_1  -- sfix16_En14
              );

  u_SDNF2_2_51 : RADIX22FFT_SDNF2_2_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_51 => rotate_51,  -- ufix1
              dout_20_re => dout_20_re,  -- sfix16_En14
              dout_20_im => dout_20_im,  -- sfix16_En14
              dout_52_re => dout_52_re,  -- sfix16_En14
              dout_52_im => dout_52_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_51_re => dout_51_re_1,  -- sfix16_En14
              dout_51_im => dout_51_im_1,  -- sfix16_En14
              dout_52_re_1 => dout_52_re_1,  -- sfix16_En14
              dout_52_im_1 => dout_52_im_1  -- sfix16_En14
              );

  u_twdlROM_3_41 : TWDLROM_3_41
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_41_re => twdl_3_41_re,  -- sfix16_En14
              twdl_3_41_im => twdl_3_41_im  -- sfix16_En14
              );

  u_twdlROM_3_42 : TWDLROM_3_42
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_42_re => twdl_3_42_re,  -- sfix16_En14
              twdl_3_42_im => twdl_3_42_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_41 : TWDLMULT_SDNF1_3_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_49_re => dout_49_re_1,  -- sfix16_En14
              dout_49_im => dout_49_im_1,  -- sfix16_En14
              dout_51_re => dout_51_re_1,  -- sfix16_En14
              dout_51_im => dout_51_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_41_re => twdl_3_41_re,  -- sfix16_En14
              twdl_3_41_im => twdl_3_41_im,  -- sfix16_En14
              twdl_3_42_re => twdl_3_42_re,  -- sfix16_En14
              twdl_3_42_im => twdl_3_42_im,  -- sfix16_En14
              twdlXdin_41_re => twdlXdin_41_re,  -- sfix16_En14
              twdlXdin_41_im => twdlXdin_41_im,  -- sfix16_En14
              twdlXdin_42_re => twdlXdin_42_re,  -- sfix16_En14
              twdlXdin_42_im => twdlXdin_42_im  -- sfix16_En14
              );

  u_SDNF1_3_33 : RADIX22FFT_SDNF1_3_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_33_re => twdlXdin_33_re,  -- sfix16_En14
              twdlXdin_33_im => twdlXdin_33_im,  -- sfix16_En14
              twdlXdin_41_re => twdlXdin_41_re,  -- sfix16_En14
              twdlXdin_41_im => twdlXdin_41_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_33_re => dout_33_re_2,  -- sfix16_En14
              dout_33_im => dout_33_im_2,  -- sfix16_En14
              dout_34_re => dout_34_re_2,  -- sfix16_En14
              dout_34_im => dout_34_im_2  -- sfix16_En14
              );

  u_SDNF2_2_41 : RADIX22FFT_SDNF2_2_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_41 => rotate_41,  -- ufix1
              dout_10_re => dout_10_re,  -- sfix16_En14
              dout_10_im => dout_10_im,  -- sfix16_En14
              dout_42_re => dout_42_re,  -- sfix16_En14
              dout_42_im => dout_42_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_41_re => dout_41_re_1,  -- sfix16_En14
              dout_41_im => dout_41_im_1,  -- sfix16_En14
              dout_42_re_1 => dout_42_re_1,  -- sfix16_En14
              dout_42_im_1 => dout_42_im_1  -- sfix16_En14
              );

  u_SDNF2_2_43 : RADIX22FFT_SDNF2_2_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_43 => rotate_43,  -- ufix1
              dout_12_re => dout_12_re,  -- sfix16_En14
              dout_12_im => dout_12_im,  -- sfix16_En14
              dout_44_re => dout_44_re,  -- sfix16_En14
              dout_44_im => dout_44_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_43_re => dout_43_re_1,  -- sfix16_En14
              dout_43_im => dout_43_im_1,  -- sfix16_En14
              dout_44_re_1 => dout_44_re_1,  -- sfix16_En14
              dout_44_im_1 => dout_44_im_1  -- sfix16_En14
              );

  u_twdlROM_3_37 : TWDLROM_3_37
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_37_re => twdl_3_37_re,  -- sfix16_En14
              twdl_3_37_im => twdl_3_37_im  -- sfix16_En14
              );

  u_twdlROM_3_38 : TWDLROM_3_38
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_38_re => twdl_3_38_re,  -- sfix16_En14
              twdl_3_38_im => twdl_3_38_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_37 : TWDLMULT_SDNF1_3_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_41_re => dout_41_re_1,  -- sfix16_En14
              dout_41_im => dout_41_im_1,  -- sfix16_En14
              dout_43_re => dout_43_re_1,  -- sfix16_En14
              dout_43_im => dout_43_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_37_re => twdl_3_37_re,  -- sfix16_En14
              twdl_3_37_im => twdl_3_37_im,  -- sfix16_En14
              twdl_3_38_re => twdl_3_38_re,  -- sfix16_En14
              twdl_3_38_im => twdl_3_38_im,  -- sfix16_En14
              twdlXdin_37_re => twdlXdin_37_re,  -- sfix16_En14
              twdlXdin_37_im => twdlXdin_37_im,  -- sfix16_En14
              twdlXdin_38_re => twdlXdin_38_re,  -- sfix16_En14
              twdlXdin_38_im => twdlXdin_38_im  -- sfix16_En14
              );

  u_SDNF2_2_57 : RADIX22FFT_SDNF2_2_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_57 => rotate_57,  -- ufix1
              dout_26_re => dout_26_re,  -- sfix16_En14
              dout_26_im => dout_26_im,  -- sfix16_En14
              dout_58_re => dout_58_re,  -- sfix16_En14
              dout_58_im => dout_58_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_57_re => dout_57_re_1,  -- sfix16_En14
              dout_57_im => dout_57_im_1,  -- sfix16_En14
              dout_58_re_1 => dout_58_re_1,  -- sfix16_En14
              dout_58_im_1 => dout_58_im_1  -- sfix16_En14
              );

  u_SDNF2_2_59 : RADIX22FFT_SDNF2_2_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_59 => rotate_59,  -- ufix1
              dout_28_re => dout_28_re,  -- sfix16_En14
              dout_28_im => dout_28_im,  -- sfix16_En14
              dout_60_re => dout_60_re,  -- sfix16_En14
              dout_60_im => dout_60_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_59_re => dout_59_re_1,  -- sfix16_En14
              dout_59_im => dout_59_im_1,  -- sfix16_En14
              dout_60_re_1 => dout_60_re_1,  -- sfix16_En14
              dout_60_im_1 => dout_60_im_1  -- sfix16_En14
              );

  u_twdlROM_3_45 : TWDLROM_3_45
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_45_re => twdl_3_45_re,  -- sfix16_En14
              twdl_3_45_im => twdl_3_45_im  -- sfix16_En14
              );

  u_twdlROM_3_46 : TWDLROM_3_46
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_46_re => twdl_3_46_re,  -- sfix16_En14
              twdl_3_46_im => twdl_3_46_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_45 : TWDLMULT_SDNF1_3_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_57_re => dout_57_re_1,  -- sfix16_En14
              dout_57_im => dout_57_im_1,  -- sfix16_En14
              dout_59_re => dout_59_re_1,  -- sfix16_En14
              dout_59_im => dout_59_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_45_re => twdl_3_45_re,  -- sfix16_En14
              twdl_3_45_im => twdl_3_45_im,  -- sfix16_En14
              twdl_3_46_re => twdl_3_46_re,  -- sfix16_En14
              twdl_3_46_im => twdl_3_46_im,  -- sfix16_En14
              twdlXdin_45_re => twdlXdin_45_re,  -- sfix16_En14
              twdlXdin_45_im => twdlXdin_45_im,  -- sfix16_En14
              twdlXdin_46_re => twdlXdin_46_re,  -- sfix16_En14
              twdlXdin_46_im => twdlXdin_46_im  -- sfix16_En14
              );

  u_SDNF1_3_41 : RADIX22FFT_SDNF1_3_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_37_re => twdlXdin_37_re,  -- sfix16_En14
              twdlXdin_37_im => twdlXdin_37_im,  -- sfix16_En14
              twdlXdin_45_re => twdlXdin_45_re,  -- sfix16_En14
              twdlXdin_45_im => twdlXdin_45_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_41_re => dout_41_re_2,  -- sfix16_En14
              dout_41_im => dout_41_im_2,  -- sfix16_En14
              dout_42_re => dout_42_re_2,  -- sfix16_En14
              dout_42_im => dout_42_im_2  -- sfix16_En14
              );

  u_SDNF2_4_33 : RADIX22FFT_SDNF2_4_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_33 => rotate_33_1,  -- ufix1
              dout_33_re => dout_33_re_2,  -- sfix16_En14
              dout_33_im => dout_33_im_2,  -- sfix16_En14
              dout_41_re => dout_41_re_2,  -- sfix16_En14
              dout_41_im => dout_41_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_33_re_1 => dout_33_re_3,  -- sfix16_En14
              dout_33_im_1 => dout_33_im_3,  -- sfix16_En14
              dout_34_re => dout_34_re_3,  -- sfix16_En14
              dout_34_im => dout_34_im_3  -- sfix16_En14
              );

  u_SDNF1_3_35 : RADIX22FFT_SDNF1_3_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_34_re => twdlXdin_34_re,  -- sfix16_En14
              twdlXdin_34_im => twdlXdin_34_im,  -- sfix16_En14
              twdlXdin_42_re => twdlXdin_42_re,  -- sfix16_En14
              twdlXdin_42_im => twdlXdin_42_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_35_re => dout_35_re_2,  -- sfix16_En14
              dout_35_im => dout_35_im_2,  -- sfix16_En14
              dout_36_re => dout_36_re_2,  -- sfix16_En14
              dout_36_im => dout_36_im_2  -- sfix16_En14
              );

  u_SDNF1_3_43 : RADIX22FFT_SDNF1_3_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_38_re => twdlXdin_38_re,  -- sfix16_En14
              twdlXdin_38_im => twdlXdin_38_im,  -- sfix16_En14
              twdlXdin_46_re => twdlXdin_46_re,  -- sfix16_En14
              twdlXdin_46_im => twdlXdin_46_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_43_re => dout_43_re_2,  -- sfix16_En14
              dout_43_im => dout_43_im_2,  -- sfix16_En14
              dout_44_re => dout_44_re_2,  -- sfix16_En14
              dout_44_im => dout_44_im_2  -- sfix16_En14
              );

  u_SDNF2_4_35 : RADIX22FFT_SDNF2_4_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_35 => rotate_35_1,  -- ufix1
              dout_35_re => dout_35_re_2,  -- sfix16_En14
              dout_35_im => dout_35_im_2,  -- sfix16_En14
              dout_43_re => dout_43_re_2,  -- sfix16_En14
              dout_43_im => dout_43_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_35_re_1 => dout_35_re_3,  -- sfix16_En14
              dout_35_im_1 => dout_35_im_3,  -- sfix16_En14
              dout_36_re => dout_36_re_3,  -- sfix16_En14
              dout_36_im => dout_36_im_3  -- sfix16_En14
              );

  u_twdlROM_5_34 : TWDLROM_5_34
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_34_re => twdl_5_34_re,  -- sfix16_En14
              twdl_5_34_im => twdl_5_34_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_33 : TWDLMULT_SDNF1_5_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_33_re => dout_33_re_3,  -- sfix16_En14
              dout_33_im => dout_33_im_3,  -- sfix16_En14
              dout_35_re => dout_35_re_3,  -- sfix16_En14
              dout_35_im => dout_35_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_34_re => twdl_5_34_re,  -- sfix16_En14
              twdl_5_34_im => twdl_5_34_im,  -- sfix16_En14
              twdlXdin_33_re => twdlXdin_33_re_1,  -- sfix16_En14
              twdlXdin_33_im => twdlXdin_33_im_1,  -- sfix16_En14
              twdlXdin_34_re => twdlXdin_34_re_1,  -- sfix16_En14
              twdlXdin_34_im => twdlXdin_34_im_1  -- sfix16_En14
              );

  u_SDNF2_2_37 : RADIX22FFT_SDNF2_2_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_37 => rotate_37_1,  -- ufix1
              dout_6_re => dout_6_re,  -- sfix16_En14
              dout_6_im => dout_6_im,  -- sfix16_En14
              dout_38_re => dout_38_re,  -- sfix16_En14
              dout_38_im => dout_38_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_37_re => dout_37_re_1,  -- sfix16_En14
              dout_37_im => dout_37_im_1,  -- sfix16_En14
              dout_38_re_1 => dout_38_re_1,  -- sfix16_En14
              dout_38_im_1 => dout_38_im_1  -- sfix16_En14
              );

  u_SDNF2_2_39 : RADIX22FFT_SDNF2_2_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_39 => rotate_39,  -- ufix1
              dout_8_re => dout_8_re,  -- sfix16_En14
              dout_8_im => dout_8_im,  -- sfix16_En14
              dout_40_re => dout_40_re,  -- sfix16_En14
              dout_40_im => dout_40_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_39_re => dout_39_re_1,  -- sfix16_En14
              dout_39_im => dout_39_im_1,  -- sfix16_En14
              dout_40_re_1 => dout_40_re_1,  -- sfix16_En14
              dout_40_im_1 => dout_40_im_1  -- sfix16_En14
              );

  u_twdlROM_3_35 : TWDLROM_3_35
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_35_re => twdl_3_35_re,  -- sfix16_En14
              twdl_3_35_im => twdl_3_35_im  -- sfix16_En14
              );

  u_twdlROM_3_36 : TWDLROM_3_36
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_36_re => twdl_3_36_re,  -- sfix16_En14
              twdl_3_36_im => twdl_3_36_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_35 : TWDLMULT_SDNF1_3_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_37_re => dout_37_re_1,  -- sfix16_En14
              dout_37_im => dout_37_im_1,  -- sfix16_En14
              dout_39_re => dout_39_re_1,  -- sfix16_En14
              dout_39_im => dout_39_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_35_re => twdl_3_35_re,  -- sfix16_En14
              twdl_3_35_im => twdl_3_35_im,  -- sfix16_En14
              twdl_3_36_re => twdl_3_36_re,  -- sfix16_En14
              twdl_3_36_im => twdl_3_36_im,  -- sfix16_En14
              twdlXdin_35_re => twdlXdin_35_re,  -- sfix16_En14
              twdlXdin_35_im => twdlXdin_35_im,  -- sfix16_En14
              twdlXdin_36_re => twdlXdin_36_re,  -- sfix16_En14
              twdlXdin_36_im => twdlXdin_36_im  -- sfix16_En14
              );

  u_SDNF2_2_53 : RADIX22FFT_SDNF2_2_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_53 => rotate_53,  -- ufix1
              dout_22_re => dout_22_re,  -- sfix16_En14
              dout_22_im => dout_22_im,  -- sfix16_En14
              dout_54_re => dout_54_re,  -- sfix16_En14
              dout_54_im => dout_54_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_53_re => dout_53_re_1,  -- sfix16_En14
              dout_53_im => dout_53_im_1,  -- sfix16_En14
              dout_54_re_1 => dout_54_re_1,  -- sfix16_En14
              dout_54_im_1 => dout_54_im_1  -- sfix16_En14
              );

  u_SDNF2_2_55 : RADIX22FFT_SDNF2_2_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_55 => rotate_55,  -- ufix1
              dout_24_re => dout_24_re,  -- sfix16_En14
              dout_24_im => dout_24_im,  -- sfix16_En14
              dout_56_re => dout_56_re,  -- sfix16_En14
              dout_56_im => dout_56_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_55_re => dout_55_re_1,  -- sfix16_En14
              dout_55_im => dout_55_im_1,  -- sfix16_En14
              dout_56_re_1 => dout_56_re_1,  -- sfix16_En14
              dout_56_im_1 => dout_56_im_1  -- sfix16_En14
              );

  u_twdlROM_3_43 : TWDLROM_3_43
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_43_re => twdl_3_43_re,  -- sfix16_En14
              twdl_3_43_im => twdl_3_43_im  -- sfix16_En14
              );

  u_twdlROM_3_44 : TWDLROM_3_44
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_44_re => twdl_3_44_re,  -- sfix16_En14
              twdl_3_44_im => twdl_3_44_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_43 : TWDLMULT_SDNF1_3_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_53_re => dout_53_re_1,  -- sfix16_En14
              dout_53_im => dout_53_im_1,  -- sfix16_En14
              dout_55_re => dout_55_re_1,  -- sfix16_En14
              dout_55_im => dout_55_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_43_re => twdl_3_43_re,  -- sfix16_En14
              twdl_3_43_im => twdl_3_43_im,  -- sfix16_En14
              twdl_3_44_re => twdl_3_44_re,  -- sfix16_En14
              twdl_3_44_im => twdl_3_44_im,  -- sfix16_En14
              twdlXdin_43_re => twdlXdin_43_re,  -- sfix16_En14
              twdlXdin_43_im => twdlXdin_43_im,  -- sfix16_En14
              twdlXdin_44_re => twdlXdin_44_re,  -- sfix16_En14
              twdlXdin_44_im => twdlXdin_44_im  -- sfix16_En14
              );

  u_SDNF1_3_37 : RADIX22FFT_SDNF1_3_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_35_re => twdlXdin_35_re,  -- sfix16_En14
              twdlXdin_35_im => twdlXdin_35_im,  -- sfix16_En14
              twdlXdin_43_re => twdlXdin_43_re,  -- sfix16_En14
              twdlXdin_43_im => twdlXdin_43_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_37_re => dout_37_re_2,  -- sfix16_En14
              dout_37_im => dout_37_im_2,  -- sfix16_En14
              dout_38_re => dout_38_re_2,  -- sfix16_En14
              dout_38_im => dout_38_im_2  -- sfix16_En14
              );

  u_SDNF2_2_45 : RADIX22FFT_SDNF2_2_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_45 => rotate_45,  -- ufix1
              dout_14_re => dout_14_re,  -- sfix16_En14
              dout_14_im => dout_14_im,  -- sfix16_En14
              dout_46_re => dout_46_re,  -- sfix16_En14
              dout_46_im => dout_46_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_45_re => dout_45_re_1,  -- sfix16_En14
              dout_45_im => dout_45_im_1,  -- sfix16_En14
              dout_46_re_1 => dout_46_re_1,  -- sfix16_En14
              dout_46_im_1 => dout_46_im_1  -- sfix16_En14
              );

  u_SDNF2_2_47 : RADIX22FFT_SDNF2_2_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_47 => rotate_47,  -- ufix1
              dout_16_re => dout_16_re,  -- sfix16_En14
              dout_16_im => dout_16_im,  -- sfix16_En14
              dout_48_re => dout_48_re,  -- sfix16_En14
              dout_48_im => dout_48_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_47_re => dout_47_re_1,  -- sfix16_En14
              dout_47_im => dout_47_im_1,  -- sfix16_En14
              dout_48_re_1 => dout_48_re_1,  -- sfix16_En14
              dout_48_im_1 => dout_48_im_1  -- sfix16_En14
              );

  u_twdlROM_3_39 : TWDLROM_3_39
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_39_re => twdl_3_39_re,  -- sfix16_En14
              twdl_3_39_im => twdl_3_39_im  -- sfix16_En14
              );

  u_twdlROM_3_40 : TWDLROM_3_40
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_40_re => twdl_3_40_re,  -- sfix16_En14
              twdl_3_40_im => twdl_3_40_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_39 : TWDLMULT_SDNF1_3_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_45_re => dout_45_re_1,  -- sfix16_En14
              dout_45_im => dout_45_im_1,  -- sfix16_En14
              dout_47_re => dout_47_re_1,  -- sfix16_En14
              dout_47_im => dout_47_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_39_re => twdl_3_39_re,  -- sfix16_En14
              twdl_3_39_im => twdl_3_39_im,  -- sfix16_En14
              twdl_3_40_re => twdl_3_40_re,  -- sfix16_En14
              twdl_3_40_im => twdl_3_40_im,  -- sfix16_En14
              twdlXdin_39_re => twdlXdin_39_re,  -- sfix16_En14
              twdlXdin_39_im => twdlXdin_39_im,  -- sfix16_En14
              twdlXdin_40_re => twdlXdin_40_re,  -- sfix16_En14
              twdlXdin_40_im => twdlXdin_40_im  -- sfix16_En14
              );

  u_SDNF2_2_61 : RADIX22FFT_SDNF2_2_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_61 => rotate_61,  -- ufix1
              dout_30_re => dout_30_re,  -- sfix16_En14
              dout_30_im => dout_30_im,  -- sfix16_En14
              dout_62_re => dout_62_re,  -- sfix16_En14
              dout_62_im => dout_62_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_61_re => dout_61_re_1,  -- sfix16_En14
              dout_61_im => dout_61_im_1,  -- sfix16_En14
              dout_62_re_1 => dout_62_re_1,  -- sfix16_En14
              dout_62_im_1 => dout_62_im_1  -- sfix16_En14
              );

  u_SDNF2_2_63 : RADIX22FFT_SDNF2_2_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_63 => rotate_63,  -- ufix1
              dout_32_re => dout_32_re,  -- sfix16_En14
              dout_32_im => dout_32_im,  -- sfix16_En14
              dout_64_re => dout_64_re,  -- sfix16_En14
              dout_64_im => dout_64_im,  -- sfix16_En14
              dout_1_vld => dout_1_vld,
              dout_63_re => dout_63_re_1,  -- sfix16_En14
              dout_63_im => dout_63_im_1,  -- sfix16_En14
              dout_64_re_1 => dout_64_re_1,  -- sfix16_En14
              dout_64_im_1 => dout_64_im_1  -- sfix16_En14
              );

  u_twdlROM_3_47 : TWDLROM_3_47
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_47_re => twdl_3_47_re,  -- sfix16_En14
              twdl_3_47_im => twdl_3_47_im  -- sfix16_En14
              );

  u_twdlROM_3_48 : TWDLROM_3_48
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_48_re => twdl_3_48_re,  -- sfix16_En14
              twdl_3_48_im => twdl_3_48_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_47 : TWDLMULT_SDNF1_3_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_61_re => dout_61_re_1,  -- sfix16_En14
              dout_61_im => dout_61_im_1,  -- sfix16_En14
              dout_63_re => dout_63_re_1,  -- sfix16_En14
              dout_63_im => dout_63_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_47_re => twdl_3_47_re,  -- sfix16_En14
              twdl_3_47_im => twdl_3_47_im,  -- sfix16_En14
              twdl_3_48_re => twdl_3_48_re,  -- sfix16_En14
              twdl_3_48_im => twdl_3_48_im,  -- sfix16_En14
              twdlXdin_47_re => twdlXdin_47_re,  -- sfix16_En14
              twdlXdin_47_im => twdlXdin_47_im,  -- sfix16_En14
              twdlXdin_48_re => twdlXdin_48_re,  -- sfix16_En14
              twdlXdin_48_im => twdlXdin_48_im  -- sfix16_En14
              );

  u_SDNF1_3_45 : RADIX22FFT_SDNF1_3_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_39_re => twdlXdin_39_re,  -- sfix16_En14
              twdlXdin_39_im => twdlXdin_39_im,  -- sfix16_En14
              twdlXdin_47_re => twdlXdin_47_re,  -- sfix16_En14
              twdlXdin_47_im => twdlXdin_47_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_45_re => dout_45_re_2,  -- sfix16_En14
              dout_45_im => dout_45_im_2,  -- sfix16_En14
              dout_46_re => dout_46_re_2,  -- sfix16_En14
              dout_46_im => dout_46_im_2  -- sfix16_En14
              );

  u_SDNF2_4_37 : RADIX22FFT_SDNF2_4_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_37 => rotate_37,  -- ufix1
              dout_37_re => dout_37_re_2,  -- sfix16_En14
              dout_37_im => dout_37_im_2,  -- sfix16_En14
              dout_45_re => dout_45_re_2,  -- sfix16_En14
              dout_45_im => dout_45_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_37_re_1 => dout_37_re_3,  -- sfix16_En14
              dout_37_im_1 => dout_37_im_3,  -- sfix16_En14
              dout_38_re => dout_38_re_3,  -- sfix16_En14
              dout_38_im => dout_38_im_3  -- sfix16_En14
              );

  u_SDNF1_3_39 : RADIX22FFT_SDNF1_3_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_36_re => twdlXdin_36_re,  -- sfix16_En14
              twdlXdin_36_im => twdlXdin_36_im,  -- sfix16_En14
              twdlXdin_44_re => twdlXdin_44_re,  -- sfix16_En14
              twdlXdin_44_im => twdlXdin_44_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_39_re => dout_39_re_2,  -- sfix16_En14
              dout_39_im => dout_39_im_2,  -- sfix16_En14
              dout_40_re => dout_40_re_2,  -- sfix16_En14
              dout_40_im => dout_40_im_2  -- sfix16_En14
              );

  u_SDNF1_3_47 : RADIX22FFT_SDNF1_3_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_40_re => twdlXdin_40_re,  -- sfix16_En14
              twdlXdin_40_im => twdlXdin_40_im,  -- sfix16_En14
              twdlXdin_48_re => twdlXdin_48_re,  -- sfix16_En14
              twdlXdin_48_im => twdlXdin_48_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_47_re => dout_47_re_2,  -- sfix16_En14
              dout_47_im => dout_47_im_2,  -- sfix16_En14
              dout_48_re => dout_48_re_2,  -- sfix16_En14
              dout_48_im => dout_48_im_2  -- sfix16_En14
              );

  u_SDNF2_4_39 : RADIX22FFT_SDNF2_4_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_39 => rotate_39_1,  -- ufix1
              dout_39_re => dout_39_re_2,  -- sfix16_En14
              dout_39_im => dout_39_im_2,  -- sfix16_En14
              dout_47_re => dout_47_re_2,  -- sfix16_En14
              dout_47_im => dout_47_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_39_re_1 => dout_39_re_3,  -- sfix16_En14
              dout_39_im_1 => dout_39_im_3,  -- sfix16_En14
              dout_40_re => dout_40_re_3,  -- sfix16_En14
              dout_40_im => dout_40_im_3  -- sfix16_En14
              );

  u_twdlROM_5_35 : TWDLROM_5_35
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_35_re => twdl_5_35_re,  -- sfix16_En14
              twdl_5_35_im => twdl_5_35_im  -- sfix16_En14
              );

  u_twdlROM_5_36 : TWDLROM_5_36
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_36_re => twdl_5_36_re,  -- sfix16_En14
              twdl_5_36_im => twdl_5_36_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_35 : TWDLMULT_SDNF1_5_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_37_re => dout_37_re_3,  -- sfix16_En14
              dout_37_im => dout_37_im_3,  -- sfix16_En14
              dout_39_re => dout_39_re_3,  -- sfix16_En14
              dout_39_im => dout_39_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_35_re => twdl_5_35_re,  -- sfix16_En14
              twdl_5_35_im => twdl_5_35_im,  -- sfix16_En14
              twdl_5_36_re => twdl_5_36_re,  -- sfix16_En14
              twdl_5_36_im => twdl_5_36_im,  -- sfix16_En14
              twdlXdin_35_re => twdlXdin_35_re_1,  -- sfix16_En14
              twdlXdin_35_im => twdlXdin_35_im_1,  -- sfix16_En14
              twdlXdin_36_re => twdlXdin_36_re_1,  -- sfix16_En14
              twdlXdin_36_im => twdlXdin_36_im_1  -- sfix16_En14
              );

  u_SDNF1_5_33 : RADIX22FFT_SDNF1_5_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_33_re => twdlXdin_33_re_1,  -- sfix16_En14
              twdlXdin_33_im => twdlXdin_33_im_1,  -- sfix16_En14
              twdlXdin_35_re => twdlXdin_35_re_1,  -- sfix16_En14
              twdlXdin_35_im => twdlXdin_35_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_33_re => dout_33_re_4,  -- sfix16_En14
              dout_33_im => dout_33_im_4,  -- sfix16_En14
              dout_34_re => dout_34_re_4,  -- sfix16_En14
              dout_34_im => dout_34_im_4  -- sfix16_En14
              );

  u_SDNF1_5_35 : RADIX22FFT_SDNF1_5_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_34_re => twdlXdin_34_re_1,  -- sfix16_En14
              twdlXdin_34_im => twdlXdin_34_im_1,  -- sfix16_En14
              twdlXdin_36_re => twdlXdin_36_re_1,  -- sfix16_En14
              twdlXdin_36_im => twdlXdin_36_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_35_re => dout_35_re_4,  -- sfix16_En14
              dout_35_im => dout_35_im_4,  -- sfix16_En14
              dout_36_re => dout_36_re_4,  -- sfix16_En14
              dout_36_im => dout_36_im_4  -- sfix16_En14
              );

  u_SDNF2_6_33 : RADIX22FFT_SDNF2_6_block15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_33 => rotate_33,  -- ufix1
              dout_33_re => dout_33_re_4,  -- sfix16_En14
              dout_33_im => dout_33_im_4,  -- sfix16_En14
              dout_35_re => dout_35_re_4,  -- sfix16_En14
              dout_35_im => dout_35_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_33_re_1 => dataOut_im_tmp(32),  -- sfix16_En14
              dout_33_im_1 => dataOut_re_tmp(32),  -- sfix16_En14
              dout_34_re => dataOut_im_tmp(33),  -- sfix16_En14
              dout_34_im => dataOut_re_tmp(33)  -- sfix16_En14
              );

  u_SDNF2_6_35 : RADIX22FFT_SDNF2_6_block16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_35 => rotate_35_2,  -- ufix1
              dout_34_re => dout_34_re_4,  -- sfix16_En14
              dout_34_im => dout_34_im_4,  -- sfix16_En14
              dout_36_re => dout_36_re_4,  -- sfix16_En14
              dout_36_im => dout_36_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_35_re => dataOut_im_tmp(34),  -- sfix16_En14
              dout_35_im => dataOut_re_tmp(34),  -- sfix16_En14
              dout_36_re_1 => dataOut_im_tmp(35),  -- sfix16_En14
              dout_36_im_1 => dataOut_re_tmp(35)  -- sfix16_En14
              );

  u_twdlROM_5_38 : TWDLROM_5_38
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_38_re => twdl_5_38_re,  -- sfix16_En14
              twdl_5_38_im => twdl_5_38_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_37 : TWDLMULT_SDNF1_5_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_34_re => dout_34_re_3,  -- sfix16_En14
              dout_34_im => dout_34_im_3,  -- sfix16_En14
              dout_36_re => dout_36_re_3,  -- sfix16_En14
              dout_36_im => dout_36_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_38_re => twdl_5_38_re,  -- sfix16_En14
              twdl_5_38_im => twdl_5_38_im,  -- sfix16_En14
              twdlXdin_37_re => twdlXdin_37_re_1,  -- sfix16_En14
              twdlXdin_37_im => twdlXdin_37_im_1,  -- sfix16_En14
              twdlXdin_38_re => twdlXdin_38_re_1,  -- sfix16_En14
              twdlXdin_38_im => twdlXdin_38_im_1  -- sfix16_En14
              );

  u_twdlROM_5_39 : TWDLROM_5_39
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_39_re => twdl_5_39_re,  -- sfix16_En14
              twdl_5_39_im => twdl_5_39_im  -- sfix16_En14
              );

  u_twdlROM_5_40 : TWDLROM_5_40
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_40_re => twdl_5_40_re,  -- sfix16_En14
              twdl_5_40_im => twdl_5_40_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_39 : TWDLMULT_SDNF1_5_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_38_re => dout_38_re_3,  -- sfix16_En14
              dout_38_im => dout_38_im_3,  -- sfix16_En14
              dout_40_re => dout_40_re_3,  -- sfix16_En14
              dout_40_im => dout_40_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_39_re => twdl_5_39_re,  -- sfix16_En14
              twdl_5_39_im => twdl_5_39_im,  -- sfix16_En14
              twdl_5_40_re => twdl_5_40_re,  -- sfix16_En14
              twdl_5_40_im => twdl_5_40_im,  -- sfix16_En14
              twdlXdin_39_re => twdlXdin_39_re_1,  -- sfix16_En14
              twdlXdin_39_im => twdlXdin_39_im_1,  -- sfix16_En14
              twdlXdin_40_re => twdlXdin_40_re_1,  -- sfix16_En14
              twdlXdin_40_im => twdlXdin_40_im_1  -- sfix16_En14
              );

  u_SDNF1_5_37 : RADIX22FFT_SDNF1_5_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_37_re => twdlXdin_37_re_1,  -- sfix16_En14
              twdlXdin_37_im => twdlXdin_37_im_1,  -- sfix16_En14
              twdlXdin_39_re => twdlXdin_39_re_1,  -- sfix16_En14
              twdlXdin_39_im => twdlXdin_39_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_37_re => dout_37_re_4,  -- sfix16_En14
              dout_37_im => dout_37_im_4,  -- sfix16_En14
              dout_38_re => dout_38_re_4,  -- sfix16_En14
              dout_38_im => dout_38_im_4  -- sfix16_En14
              );

  u_SDNF1_5_39 : RADIX22FFT_SDNF1_5_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_38_re => twdlXdin_38_re_1,  -- sfix16_En14
              twdlXdin_38_im => twdlXdin_38_im_1,  -- sfix16_En14
              twdlXdin_40_re => twdlXdin_40_re_1,  -- sfix16_En14
              twdlXdin_40_im => twdlXdin_40_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_39_re => dout_39_re_4,  -- sfix16_En14
              dout_39_im => dout_39_im_4,  -- sfix16_En14
              dout_40_re => dout_40_re_4,  -- sfix16_En14
              dout_40_im => dout_40_im_4  -- sfix16_En14
              );

  u_SDNF2_6_37 : RADIX22FFT_SDNF2_6_block17
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_37 => rotate_37_2,  -- ufix1
              dout_37_re => dout_37_re_4,  -- sfix16_En14
              dout_37_im => dout_37_im_4,  -- sfix16_En14
              dout_39_re => dout_39_re_4,  -- sfix16_En14
              dout_39_im => dout_39_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_37_re_1 => dataOut_im_tmp(36),  -- sfix16_En14
              dout_37_im_1 => dataOut_re_tmp(36),  -- sfix16_En14
              dout_38_re => dataOut_im_tmp(37),  -- sfix16_En14
              dout_38_im => dataOut_re_tmp(37)  -- sfix16_En14
              );

  u_SDNF2_6_39 : RADIX22FFT_SDNF2_6_block18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_39 => rotate_39_2,  -- ufix1
              dout_38_re => dout_38_re_4,  -- sfix16_En14
              dout_38_im => dout_38_im_4,  -- sfix16_En14
              dout_40_re => dout_40_re_4,  -- sfix16_En14
              dout_40_im => dout_40_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_39_re => dataOut_im_tmp(38),  -- sfix16_En14
              dout_39_im => dataOut_re_tmp(38),  -- sfix16_En14
              dout_40_re_1 => dataOut_im_tmp(39),  -- sfix16_En14
              dout_40_im_1 => dataOut_re_tmp(39)  -- sfix16_En14
              );

  u_SDNF2_4_41 : RADIX22FFT_SDNF2_4_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_41 => rotate_41_2,  -- ufix1
              dout_34_re => dout_34_re_2,  -- sfix16_En14
              dout_34_im => dout_34_im_2,  -- sfix16_En14
              dout_42_re => dout_42_re_2,  -- sfix16_En14
              dout_42_im => dout_42_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_41_re => dout_41_re_3,  -- sfix16_En14
              dout_41_im => dout_41_im_3,  -- sfix16_En14
              dout_42_re_1 => dout_42_re_3,  -- sfix16_En14
              dout_42_im_1 => dout_42_im_3  -- sfix16_En14
              );

  u_SDNF2_4_43 : RADIX22FFT_SDNF2_4_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_43 => rotate_43_1,  -- ufix1
              dout_36_re => dout_36_re_2,  -- sfix16_En14
              dout_36_im => dout_36_im_2,  -- sfix16_En14
              dout_44_re => dout_44_re_2,  -- sfix16_En14
              dout_44_im => dout_44_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_43_re => dout_43_re_3,  -- sfix16_En14
              dout_43_im => dout_43_im_3,  -- sfix16_En14
              dout_44_re_1 => dout_44_re_3,  -- sfix16_En14
              dout_44_im_1 => dout_44_im_3  -- sfix16_En14
              );

  u_twdlROM_5_42 : TWDLROM_5_42
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_42_re => twdl_5_42_re,  -- sfix16_En14
              twdl_5_42_im => twdl_5_42_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_41 : TWDLMULT_SDNF1_5_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_41_re => dout_41_re_3,  -- sfix16_En14
              dout_41_im => dout_41_im_3,  -- sfix16_En14
              dout_43_re => dout_43_re_3,  -- sfix16_En14
              dout_43_im => dout_43_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_42_re => twdl_5_42_re,  -- sfix16_En14
              twdl_5_42_im => twdl_5_42_im,  -- sfix16_En14
              twdlXdin_41_re => twdlXdin_41_re_1,  -- sfix16_En14
              twdlXdin_41_im => twdlXdin_41_im_1,  -- sfix16_En14
              twdlXdin_42_re => twdlXdin_42_re_1,  -- sfix16_En14
              twdlXdin_42_im => twdlXdin_42_im_1  -- sfix16_En14
              );

  u_SDNF2_4_45 : RADIX22FFT_SDNF2_4_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_45 => rotate_45_1,  -- ufix1
              dout_38_re => dout_38_re_2,  -- sfix16_En14
              dout_38_im => dout_38_im_2,  -- sfix16_En14
              dout_46_re => dout_46_re_2,  -- sfix16_En14
              dout_46_im => dout_46_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_45_re => dout_45_re_3,  -- sfix16_En14
              dout_45_im => dout_45_im_3,  -- sfix16_En14
              dout_46_re_1 => dout_46_re_3,  -- sfix16_En14
              dout_46_im_1 => dout_46_im_3  -- sfix16_En14
              );

  u_SDNF2_4_47 : RADIX22FFT_SDNF2_4_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_47 => rotate_47_1,  -- ufix1
              dout_40_re => dout_40_re_2,  -- sfix16_En14
              dout_40_im => dout_40_im_2,  -- sfix16_En14
              dout_48_re => dout_48_re_2,  -- sfix16_En14
              dout_48_im => dout_48_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_47_re => dout_47_re_3,  -- sfix16_En14
              dout_47_im => dout_47_im_3,  -- sfix16_En14
              dout_48_re_1 => dout_48_re_3,  -- sfix16_En14
              dout_48_im_1 => dout_48_im_3  -- sfix16_En14
              );

  u_twdlROM_5_43 : TWDLROM_5_43
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_43_re => twdl_5_43_re,  -- sfix16_En14
              twdl_5_43_im => twdl_5_43_im  -- sfix16_En14
              );

  u_twdlROM_5_44 : TWDLROM_5_44
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_44_re => twdl_5_44_re,  -- sfix16_En14
              twdl_5_44_im => twdl_5_44_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_43 : TWDLMULT_SDNF1_5_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_45_re => dout_45_re_3,  -- sfix16_En14
              dout_45_im => dout_45_im_3,  -- sfix16_En14
              dout_47_re => dout_47_re_3,  -- sfix16_En14
              dout_47_im => dout_47_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_43_re => twdl_5_43_re,  -- sfix16_En14
              twdl_5_43_im => twdl_5_43_im,  -- sfix16_En14
              twdl_5_44_re => twdl_5_44_re,  -- sfix16_En14
              twdl_5_44_im => twdl_5_44_im,  -- sfix16_En14
              twdlXdin_43_re => twdlXdin_43_re_1,  -- sfix16_En14
              twdlXdin_43_im => twdlXdin_43_im_1,  -- sfix16_En14
              twdlXdin_44_re => twdlXdin_44_re_1,  -- sfix16_En14
              twdlXdin_44_im => twdlXdin_44_im_1  -- sfix16_En14
              );

  u_SDNF1_5_41 : RADIX22FFT_SDNF1_5_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_41_re => twdlXdin_41_re_1,  -- sfix16_En14
              twdlXdin_41_im => twdlXdin_41_im_1,  -- sfix16_En14
              twdlXdin_43_re => twdlXdin_43_re_1,  -- sfix16_En14
              twdlXdin_43_im => twdlXdin_43_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_41_re => dout_41_re_4,  -- sfix16_En14
              dout_41_im => dout_41_im_4,  -- sfix16_En14
              dout_42_re => dout_42_re_4,  -- sfix16_En14
              dout_42_im => dout_42_im_4  -- sfix16_En14
              );

  u_SDNF1_5_43 : RADIX22FFT_SDNF1_5_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_42_re => twdlXdin_42_re_1,  -- sfix16_En14
              twdlXdin_42_im => twdlXdin_42_im_1,  -- sfix16_En14
              twdlXdin_44_re => twdlXdin_44_re_1,  -- sfix16_En14
              twdlXdin_44_im => twdlXdin_44_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_43_re => dout_43_re_4,  -- sfix16_En14
              dout_43_im => dout_43_im_4,  -- sfix16_En14
              dout_44_re => dout_44_re_4,  -- sfix16_En14
              dout_44_im => dout_44_im_4  -- sfix16_En14
              );

  u_SDNF2_6_41 : RADIX22FFT_SDNF2_6_block19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_41 => rotate_41_1,  -- ufix1
              dout_41_re => dout_41_re_4,  -- sfix16_En14
              dout_41_im => dout_41_im_4,  -- sfix16_En14
              dout_43_re => dout_43_re_4,  -- sfix16_En14
              dout_43_im => dout_43_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_41_re_1 => dataOut_im_tmp(40),  -- sfix16_En14
              dout_41_im_1 => dataOut_re_tmp(40),  -- sfix16_En14
              dout_42_re => dataOut_im_tmp(41),  -- sfix16_En14
              dout_42_im => dataOut_re_tmp(41)  -- sfix16_En14
              );

  u_SDNF2_6_43 : RADIX22FFT_SDNF2_6_block20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_43 => rotate_43_2,  -- ufix1
              dout_42_re => dout_42_re_4,  -- sfix16_En14
              dout_42_im => dout_42_im_4,  -- sfix16_En14
              dout_44_re => dout_44_re_4,  -- sfix16_En14
              dout_44_im => dout_44_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_43_re => dataOut_im_tmp(42),  -- sfix16_En14
              dout_43_im => dataOut_re_tmp(42),  -- sfix16_En14
              dout_44_re_1 => dataOut_im_tmp(43),  -- sfix16_En14
              dout_44_im_1 => dataOut_re_tmp(43)  -- sfix16_En14
              );

  u_twdlROM_5_46 : TWDLROM_5_46
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_46_re => twdl_5_46_re,  -- sfix16_En14
              twdl_5_46_im => twdl_5_46_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_45 : TWDLMULT_SDNF1_5_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_42_re => dout_42_re_3,  -- sfix16_En14
              dout_42_im => dout_42_im_3,  -- sfix16_En14
              dout_44_re => dout_44_re_3,  -- sfix16_En14
              dout_44_im => dout_44_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_46_re => twdl_5_46_re,  -- sfix16_En14
              twdl_5_46_im => twdl_5_46_im,  -- sfix16_En14
              twdlXdin_45_re => twdlXdin_45_re_1,  -- sfix16_En14
              twdlXdin_45_im => twdlXdin_45_im_1,  -- sfix16_En14
              twdlXdin_46_re => twdlXdin_46_re_1,  -- sfix16_En14
              twdlXdin_46_im => twdlXdin_46_im_1  -- sfix16_En14
              );

  u_twdlROM_5_47 : TWDLROM_5_47
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_47_re => twdl_5_47_re,  -- sfix16_En14
              twdl_5_47_im => twdl_5_47_im  -- sfix16_En14
              );

  u_twdlROM_5_48 : TWDLROM_5_48
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_48_re => twdl_5_48_re,  -- sfix16_En14
              twdl_5_48_im => twdl_5_48_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_47 : TWDLMULT_SDNF1_5_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_46_re => dout_46_re_3,  -- sfix16_En14
              dout_46_im => dout_46_im_3,  -- sfix16_En14
              dout_48_re => dout_48_re_3,  -- sfix16_En14
              dout_48_im => dout_48_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_47_re => twdl_5_47_re,  -- sfix16_En14
              twdl_5_47_im => twdl_5_47_im,  -- sfix16_En14
              twdl_5_48_re => twdl_5_48_re,  -- sfix16_En14
              twdl_5_48_im => twdl_5_48_im,  -- sfix16_En14
              twdlXdin_47_re => twdlXdin_47_re_1,  -- sfix16_En14
              twdlXdin_47_im => twdlXdin_47_im_1,  -- sfix16_En14
              twdlXdin_48_re => twdlXdin_48_re_1,  -- sfix16_En14
              twdlXdin_48_im => twdlXdin_48_im_1  -- sfix16_En14
              );

  u_SDNF1_5_45 : RADIX22FFT_SDNF1_5_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_45_re => twdlXdin_45_re_1,  -- sfix16_En14
              twdlXdin_45_im => twdlXdin_45_im_1,  -- sfix16_En14
              twdlXdin_47_re => twdlXdin_47_re_1,  -- sfix16_En14
              twdlXdin_47_im => twdlXdin_47_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_45_re => dout_45_re_4,  -- sfix16_En14
              dout_45_im => dout_45_im_4,  -- sfix16_En14
              dout_46_re => dout_46_re_4,  -- sfix16_En14
              dout_46_im => dout_46_im_4  -- sfix16_En14
              );

  u_SDNF1_5_47 : RADIX22FFT_SDNF1_5_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_46_re => twdlXdin_46_re_1,  -- sfix16_En14
              twdlXdin_46_im => twdlXdin_46_im_1,  -- sfix16_En14
              twdlXdin_48_re => twdlXdin_48_re_1,  -- sfix16_En14
              twdlXdin_48_im => twdlXdin_48_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_47_re => dout_47_re_4,  -- sfix16_En14
              dout_47_im => dout_47_im_4,  -- sfix16_En14
              dout_48_re => dout_48_re_4,  -- sfix16_En14
              dout_48_im => dout_48_im_4  -- sfix16_En14
              );

  u_SDNF2_6_45 : RADIX22FFT_SDNF2_6_block21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_45 => rotate_45_2,  -- ufix1
              dout_45_re => dout_45_re_4,  -- sfix16_En14
              dout_45_im => dout_45_im_4,  -- sfix16_En14
              dout_47_re => dout_47_re_4,  -- sfix16_En14
              dout_47_im => dout_47_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_45_re_1 => dataOut_im_tmp(44),  -- sfix16_En14
              dout_45_im_1 => dataOut_re_tmp(44),  -- sfix16_En14
              dout_46_re => dataOut_im_tmp(45),  -- sfix16_En14
              dout_46_im => dataOut_re_tmp(45)  -- sfix16_En14
              );

  u_SDNF2_6_47 : RADIX22FFT_SDNF2_6_block22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_47 => rotate_47_2,  -- ufix1
              dout_46_re => dout_46_re_4,  -- sfix16_En14
              dout_46_im => dout_46_im_4,  -- sfix16_En14
              dout_48_re => dout_48_re_4,  -- sfix16_En14
              dout_48_im => dout_48_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_47_re => dataOut_im_tmp(46),  -- sfix16_En14
              dout_47_im => dataOut_re_tmp(46),  -- sfix16_En14
              dout_48_re_1 => dataOut_im_tmp(47),  -- sfix16_En14
              dout_48_im_1 => dataOut_re_tmp(47)  -- sfix16_En14
              );

  u_twdlROM_3_50 : TWDLROM_3_50
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_50_re => twdl_3_50_re,  -- sfix16_En14
              twdl_3_50_im => twdl_3_50_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_49 : TWDLMULT_SDNF1_3_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_34_re => dout_34_re_1,  -- sfix16_En14
              dout_34_im => dout_34_im_1,  -- sfix16_En14
              dout_36_re => dout_36_re_1,  -- sfix16_En14
              dout_36_im => dout_36_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_50_re => twdl_3_50_re,  -- sfix16_En14
              twdl_3_50_im => twdl_3_50_im,  -- sfix16_En14
              twdlXdin_49_re => twdlXdin_49_re,  -- sfix16_En14
              twdlXdin_49_im => twdlXdin_49_im,  -- sfix16_En14
              twdlXdin_50_re => twdlXdin_50_re,  -- sfix16_En14
              twdlXdin_50_im => twdlXdin_50_im  -- sfix16_En14
              );

  u_twdlROM_3_57 : TWDLROM_3_57
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_57_re => twdl_3_57_re,  -- sfix16_En14
              twdl_3_57_im => twdl_3_57_im  -- sfix16_En14
              );

  u_twdlROM_3_58 : TWDLROM_3_58
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_58_re => twdl_3_58_re,  -- sfix16_En14
              twdl_3_58_im => twdl_3_58_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_57 : TWDLMULT_SDNF1_3_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_50_re => dout_50_re_1,  -- sfix16_En14
              dout_50_im => dout_50_im_1,  -- sfix16_En14
              dout_52_re => dout_52_re_1,  -- sfix16_En14
              dout_52_im => dout_52_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_57_re => twdl_3_57_re,  -- sfix16_En14
              twdl_3_57_im => twdl_3_57_im,  -- sfix16_En14
              twdl_3_58_re => twdl_3_58_re,  -- sfix16_En14
              twdl_3_58_im => twdl_3_58_im,  -- sfix16_En14
              twdlXdin_57_re => twdlXdin_57_re,  -- sfix16_En14
              twdlXdin_57_im => twdlXdin_57_im,  -- sfix16_En14
              twdlXdin_58_re => twdlXdin_58_re,  -- sfix16_En14
              twdlXdin_58_im => twdlXdin_58_im  -- sfix16_En14
              );

  u_SDNF1_3_49 : RADIX22FFT_SDNF1_3_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_49_re => twdlXdin_49_re,  -- sfix16_En14
              twdlXdin_49_im => twdlXdin_49_im,  -- sfix16_En14
              twdlXdin_57_re => twdlXdin_57_re,  -- sfix16_En14
              twdlXdin_57_im => twdlXdin_57_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_49_re => dout_49_re_2,  -- sfix16_En14
              dout_49_im => dout_49_im_2,  -- sfix16_En14
              dout_50_re => dout_50_re_2,  -- sfix16_En14
              dout_50_im => dout_50_im_2  -- sfix16_En14
              );

  u_twdlROM_3_53 : TWDLROM_3_53
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_53_re => twdl_3_53_re,  -- sfix16_En14
              twdl_3_53_im => twdl_3_53_im  -- sfix16_En14
              );

  u_twdlROM_3_54 : TWDLROM_3_54
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_54_re => twdl_3_54_re,  -- sfix16_En14
              twdl_3_54_im => twdl_3_54_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_53 : TWDLMULT_SDNF1_3_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_42_re => dout_42_re_1,  -- sfix16_En14
              dout_42_im => dout_42_im_1,  -- sfix16_En14
              dout_44_re => dout_44_re_1,  -- sfix16_En14
              dout_44_im => dout_44_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_53_re => twdl_3_53_re,  -- sfix16_En14
              twdl_3_53_im => twdl_3_53_im,  -- sfix16_En14
              twdl_3_54_re => twdl_3_54_re,  -- sfix16_En14
              twdl_3_54_im => twdl_3_54_im,  -- sfix16_En14
              twdlXdin_53_re => twdlXdin_53_re,  -- sfix16_En14
              twdlXdin_53_im => twdlXdin_53_im,  -- sfix16_En14
              twdlXdin_54_re => twdlXdin_54_re,  -- sfix16_En14
              twdlXdin_54_im => twdlXdin_54_im  -- sfix16_En14
              );

  u_twdlROM_3_61 : TWDLROM_3_61
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_61_re => twdl_3_61_re,  -- sfix16_En14
              twdl_3_61_im => twdl_3_61_im  -- sfix16_En14
              );

  u_twdlROM_3_62 : TWDLROM_3_62
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_62_re => twdl_3_62_re,  -- sfix16_En14
              twdl_3_62_im => twdl_3_62_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_61 : TWDLMULT_SDNF1_3_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_58_re => dout_58_re_1,  -- sfix16_En14
              dout_58_im => dout_58_im_1,  -- sfix16_En14
              dout_60_re => dout_60_re_1,  -- sfix16_En14
              dout_60_im => dout_60_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_61_re => twdl_3_61_re,  -- sfix16_En14
              twdl_3_61_im => twdl_3_61_im,  -- sfix16_En14
              twdl_3_62_re => twdl_3_62_re,  -- sfix16_En14
              twdl_3_62_im => twdl_3_62_im,  -- sfix16_En14
              twdlXdin_61_re => twdlXdin_61_re,  -- sfix16_En14
              twdlXdin_61_im => twdlXdin_61_im,  -- sfix16_En14
              twdlXdin_62_re => twdlXdin_62_re,  -- sfix16_En14
              twdlXdin_62_im => twdlXdin_62_im  -- sfix16_En14
              );

  u_SDNF1_3_57 : RADIX22FFT_SDNF1_3_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_53_re => twdlXdin_53_re,  -- sfix16_En14
              twdlXdin_53_im => twdlXdin_53_im,  -- sfix16_En14
              twdlXdin_61_re => twdlXdin_61_re,  -- sfix16_En14
              twdlXdin_61_im => twdlXdin_61_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_57_re => dout_57_re_2,  -- sfix16_En14
              dout_57_im => dout_57_im_2,  -- sfix16_En14
              dout_58_re => dout_58_re_2,  -- sfix16_En14
              dout_58_im => dout_58_im_2  -- sfix16_En14
              );

  u_SDNF2_4_49 : RADIX22FFT_SDNF2_4_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_49 => rotate_49_2,  -- ufix1
              dout_49_re => dout_49_re_2,  -- sfix16_En14
              dout_49_im => dout_49_im_2,  -- sfix16_En14
              dout_57_re => dout_57_re_2,  -- sfix16_En14
              dout_57_im => dout_57_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_49_re_1 => dout_49_re_3,  -- sfix16_En14
              dout_49_im_1 => dout_49_im_3,  -- sfix16_En14
              dout_50_re => dout_50_re_3,  -- sfix16_En14
              dout_50_im => dout_50_im_3  -- sfix16_En14
              );

  u_SDNF1_3_51 : RADIX22FFT_SDNF1_3_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_50_re => twdlXdin_50_re,  -- sfix16_En14
              twdlXdin_50_im => twdlXdin_50_im,  -- sfix16_En14
              twdlXdin_58_re => twdlXdin_58_re,  -- sfix16_En14
              twdlXdin_58_im => twdlXdin_58_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_51_re => dout_51_re_2,  -- sfix16_En14
              dout_51_im => dout_51_im_2,  -- sfix16_En14
              dout_52_re => dout_52_re_2,  -- sfix16_En14
              dout_52_im => dout_52_im_2  -- sfix16_En14
              );

  u_SDNF1_3_59 : RADIX22FFT_SDNF1_3_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_54_re => twdlXdin_54_re,  -- sfix16_En14
              twdlXdin_54_im => twdlXdin_54_im,  -- sfix16_En14
              twdlXdin_62_re => twdlXdin_62_re,  -- sfix16_En14
              twdlXdin_62_im => twdlXdin_62_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_59_re => dout_59_re_2,  -- sfix16_En14
              dout_59_im => dout_59_im_2,  -- sfix16_En14
              dout_60_re => dout_60_re_2,  -- sfix16_En14
              dout_60_im => dout_60_im_2  -- sfix16_En14
              );

  u_SDNF2_4_51 : RADIX22FFT_SDNF2_4_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_51 => rotate_51_1,  -- ufix1
              dout_51_re => dout_51_re_2,  -- sfix16_En14
              dout_51_im => dout_51_im_2,  -- sfix16_En14
              dout_59_re => dout_59_re_2,  -- sfix16_En14
              dout_59_im => dout_59_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_51_re_1 => dout_51_re_3,  -- sfix16_En14
              dout_51_im_1 => dout_51_im_3,  -- sfix16_En14
              dout_52_re => dout_52_re_3,  -- sfix16_En14
              dout_52_im => dout_52_im_3  -- sfix16_En14
              );

  u_twdlROM_5_50 : TWDLROM_5_50
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_50_re => twdl_5_50_re,  -- sfix16_En14
              twdl_5_50_im => twdl_5_50_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_49 : TWDLMULT_SDNF1_5_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_49_re => dout_49_re_3,  -- sfix16_En14
              dout_49_im => dout_49_im_3,  -- sfix16_En14
              dout_51_re => dout_51_re_3,  -- sfix16_En14
              dout_51_im => dout_51_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_50_re => twdl_5_50_re,  -- sfix16_En14
              twdl_5_50_im => twdl_5_50_im,  -- sfix16_En14
              twdlXdin_49_re => twdlXdin_49_re_1,  -- sfix16_En14
              twdlXdin_49_im => twdlXdin_49_im_1,  -- sfix16_En14
              twdlXdin_50_re => twdlXdin_50_re_1,  -- sfix16_En14
              twdlXdin_50_im => twdlXdin_50_im_1  -- sfix16_En14
              );

  u_twdlROM_3_51 : TWDLROM_3_51
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_51_re => twdl_3_51_re,  -- sfix16_En14
              twdl_3_51_im => twdl_3_51_im  -- sfix16_En14
              );

  u_twdlROM_3_52 : TWDLROM_3_52
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_52_re => twdl_3_52_re,  -- sfix16_En14
              twdl_3_52_im => twdl_3_52_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_51 : TWDLMULT_SDNF1_3_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_38_re => dout_38_re_1,  -- sfix16_En14
              dout_38_im => dout_38_im_1,  -- sfix16_En14
              dout_40_re => dout_40_re_1,  -- sfix16_En14
              dout_40_im => dout_40_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_51_re => twdl_3_51_re,  -- sfix16_En14
              twdl_3_51_im => twdl_3_51_im,  -- sfix16_En14
              twdl_3_52_re => twdl_3_52_re,  -- sfix16_En14
              twdl_3_52_im => twdl_3_52_im,  -- sfix16_En14
              twdlXdin_51_re => twdlXdin_51_re,  -- sfix16_En14
              twdlXdin_51_im => twdlXdin_51_im,  -- sfix16_En14
              twdlXdin_52_re => twdlXdin_52_re,  -- sfix16_En14
              twdlXdin_52_im => twdlXdin_52_im  -- sfix16_En14
              );

  u_twdlROM_3_59 : TWDLROM_3_59
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_59_re => twdl_3_59_re,  -- sfix16_En14
              twdl_3_59_im => twdl_3_59_im  -- sfix16_En14
              );

  u_twdlROM_3_60 : TWDLROM_3_60
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_60_re => twdl_3_60_re,  -- sfix16_En14
              twdl_3_60_im => twdl_3_60_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_59 : TWDLMULT_SDNF1_3_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_54_re => dout_54_re_1,  -- sfix16_En14
              dout_54_im => dout_54_im_1,  -- sfix16_En14
              dout_56_re => dout_56_re_1,  -- sfix16_En14
              dout_56_im => dout_56_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_59_re => twdl_3_59_re,  -- sfix16_En14
              twdl_3_59_im => twdl_3_59_im,  -- sfix16_En14
              twdl_3_60_re => twdl_3_60_re,  -- sfix16_En14
              twdl_3_60_im => twdl_3_60_im,  -- sfix16_En14
              twdlXdin_59_re => twdlXdin_59_re,  -- sfix16_En14
              twdlXdin_59_im => twdlXdin_59_im,  -- sfix16_En14
              twdlXdin_60_re => twdlXdin_60_re,  -- sfix16_En14
              twdlXdin_60_im => twdlXdin_60_im  -- sfix16_En14
              );

  u_SDNF1_3_53 : RADIX22FFT_SDNF1_3_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_51_re => twdlXdin_51_re,  -- sfix16_En14
              twdlXdin_51_im => twdlXdin_51_im,  -- sfix16_En14
              twdlXdin_59_re => twdlXdin_59_re,  -- sfix16_En14
              twdlXdin_59_im => twdlXdin_59_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_53_re => dout_53_re_2,  -- sfix16_En14
              dout_53_im => dout_53_im_2,  -- sfix16_En14
              dout_54_re => dout_54_re_2,  -- sfix16_En14
              dout_54_im => dout_54_im_2  -- sfix16_En14
              );

  u_twdlROM_3_55 : TWDLROM_3_55
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_55_re => twdl_3_55_re,  -- sfix16_En14
              twdl_3_55_im => twdl_3_55_im  -- sfix16_En14
              );

  u_twdlROM_3_56 : TWDLROM_3_56
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_56_re => twdl_3_56_re,  -- sfix16_En14
              twdl_3_56_im => twdl_3_56_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_55 : TWDLMULT_SDNF1_3_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_46_re => dout_46_re_1,  -- sfix16_En14
              dout_46_im => dout_46_im_1,  -- sfix16_En14
              dout_48_re => dout_48_re_1,  -- sfix16_En14
              dout_48_im => dout_48_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_55_re => twdl_3_55_re,  -- sfix16_En14
              twdl_3_55_im => twdl_3_55_im,  -- sfix16_En14
              twdl_3_56_re => twdl_3_56_re,  -- sfix16_En14
              twdl_3_56_im => twdl_3_56_im,  -- sfix16_En14
              twdlXdin_55_re => twdlXdin_55_re,  -- sfix16_En14
              twdlXdin_55_im => twdlXdin_55_im,  -- sfix16_En14
              twdlXdin_56_re => twdlXdin_56_re,  -- sfix16_En14
              twdlXdin_56_im => twdlXdin_56_im  -- sfix16_En14
              );

  u_twdlROM_3_63 : TWDLROM_3_63
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_63_re => twdl_3_63_re,  -- sfix16_En14
              twdl_3_63_im => twdl_3_63_im  -- sfix16_En14
              );

  u_twdlROM_3_64 : TWDLROM_3_64
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_2_vld => dout_2_vld,
              twdl_3_64_re => twdl_3_64_re,  -- sfix16_En14
              twdl_3_64_im => twdl_3_64_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_63 : TWDLMULT_SDNF1_3_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_62_re => dout_62_re_1,  -- sfix16_En14
              dout_62_im => dout_62_im_1,  -- sfix16_En14
              dout_64_re => dout_64_re_1,  -- sfix16_En14
              dout_64_im => dout_64_im_1,  -- sfix16_En14
              dout_2_vld => dout_2_vld,
              twdl_3_63_re => twdl_3_63_re,  -- sfix16_En14
              twdl_3_63_im => twdl_3_63_im,  -- sfix16_En14
              twdl_3_64_re => twdl_3_64_re,  -- sfix16_En14
              twdl_3_64_im => twdl_3_64_im,  -- sfix16_En14
              twdlXdin_63_re => twdlXdin_63_re,  -- sfix16_En14
              twdlXdin_63_im => twdlXdin_63_im,  -- sfix16_En14
              twdlXdin_64_re => twdlXdin_64_re,  -- sfix16_En14
              twdlXdin_64_im => twdlXdin_64_im  -- sfix16_En14
              );

  u_SDNF1_3_61 : RADIX22FFT_SDNF1_3_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_55_re => twdlXdin_55_re,  -- sfix16_En14
              twdlXdin_55_im => twdlXdin_55_im,  -- sfix16_En14
              twdlXdin_63_re => twdlXdin_63_re,  -- sfix16_En14
              twdlXdin_63_im => twdlXdin_63_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_61_re => dout_61_re_2,  -- sfix16_En14
              dout_61_im => dout_61_im_2,  -- sfix16_En14
              dout_62_re => dout_62_re_2,  -- sfix16_En14
              dout_62_im => dout_62_im_2  -- sfix16_En14
              );

  u_SDNF2_4_53 : RADIX22FFT_SDNF2_4_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_53 => rotate_53_1,  -- ufix1
              dout_53_re => dout_53_re_2,  -- sfix16_En14
              dout_53_im => dout_53_im_2,  -- sfix16_En14
              dout_61_re => dout_61_re_2,  -- sfix16_En14
              dout_61_im => dout_61_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_53_re_1 => dout_53_re_3,  -- sfix16_En14
              dout_53_im_1 => dout_53_im_3,  -- sfix16_En14
              dout_54_re => dout_54_re_3,  -- sfix16_En14
              dout_54_im => dout_54_im_3  -- sfix16_En14
              );

  u_SDNF1_3_55 : RADIX22FFT_SDNF1_3_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_52_re => twdlXdin_52_re,  -- sfix16_En14
              twdlXdin_52_im => twdlXdin_52_im,  -- sfix16_En14
              twdlXdin_60_re => twdlXdin_60_re,  -- sfix16_En14
              twdlXdin_60_im => twdlXdin_60_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_55_re => dout_55_re_2,  -- sfix16_En14
              dout_55_im => dout_55_im_2,  -- sfix16_En14
              dout_56_re => dout_56_re_2,  -- sfix16_En14
              dout_56_im => dout_56_im_2  -- sfix16_En14
              );

  u_SDNF1_3_63 : RADIX22FFT_SDNF1_3_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_56_re => twdlXdin_56_re,  -- sfix16_En14
              twdlXdin_56_im => twdlXdin_56_im,  -- sfix16_En14
              twdlXdin_64_re => twdlXdin_64_re,  -- sfix16_En14
              twdlXdin_64_im => twdlXdin_64_im,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_63_re => dout_63_re_2,  -- sfix16_En14
              dout_63_im => dout_63_im_2,  -- sfix16_En14
              dout_64_re => dout_64_re_2,  -- sfix16_En14
              dout_64_im => dout_64_im_2  -- sfix16_En14
              );

  u_SDNF2_4_55 : RADIX22FFT_SDNF2_4_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_55 => rotate_55_1,  -- ufix1
              dout_55_re => dout_55_re_2,  -- sfix16_En14
              dout_55_im => dout_55_im_2,  -- sfix16_En14
              dout_63_re => dout_63_re_2,  -- sfix16_En14
              dout_63_im => dout_63_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_55_re_1 => dout_55_re_3,  -- sfix16_En14
              dout_55_im_1 => dout_55_im_3,  -- sfix16_En14
              dout_56_re => dout_56_re_3,  -- sfix16_En14
              dout_56_im => dout_56_im_3  -- sfix16_En14
              );

  u_twdlROM_5_51 : TWDLROM_5_51
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_51_re => twdl_5_51_re,  -- sfix16_En14
              twdl_5_51_im => twdl_5_51_im  -- sfix16_En14
              );

  u_twdlROM_5_52 : TWDLROM_5_52
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_52_re => twdl_5_52_re,  -- sfix16_En14
              twdl_5_52_im => twdl_5_52_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_51 : TWDLMULT_SDNF1_5_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_53_re => dout_53_re_3,  -- sfix16_En14
              dout_53_im => dout_53_im_3,  -- sfix16_En14
              dout_55_re => dout_55_re_3,  -- sfix16_En14
              dout_55_im => dout_55_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_51_re => twdl_5_51_re,  -- sfix16_En14
              twdl_5_51_im => twdl_5_51_im,  -- sfix16_En14
              twdl_5_52_re => twdl_5_52_re,  -- sfix16_En14
              twdl_5_52_im => twdl_5_52_im,  -- sfix16_En14
              twdlXdin_51_re => twdlXdin_51_re_1,  -- sfix16_En14
              twdlXdin_51_im => twdlXdin_51_im_1,  -- sfix16_En14
              twdlXdin_52_re => twdlXdin_52_re_1,  -- sfix16_En14
              twdlXdin_52_im => twdlXdin_52_im_1  -- sfix16_En14
              );

  u_SDNF1_5_49 : RADIX22FFT_SDNF1_5_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_49_re => twdlXdin_49_re_1,  -- sfix16_En14
              twdlXdin_49_im => twdlXdin_49_im_1,  -- sfix16_En14
              twdlXdin_51_re => twdlXdin_51_re_1,  -- sfix16_En14
              twdlXdin_51_im => twdlXdin_51_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_49_re => dout_49_re_4,  -- sfix16_En14
              dout_49_im => dout_49_im_4,  -- sfix16_En14
              dout_50_re => dout_50_re_4,  -- sfix16_En14
              dout_50_im => dout_50_im_4  -- sfix16_En14
              );

  u_SDNF1_5_51 : RADIX22FFT_SDNF1_5_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_50_re => twdlXdin_50_re_1,  -- sfix16_En14
              twdlXdin_50_im => twdlXdin_50_im_1,  -- sfix16_En14
              twdlXdin_52_re => twdlXdin_52_re_1,  -- sfix16_En14
              twdlXdin_52_im => twdlXdin_52_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_51_re => dout_51_re_4,  -- sfix16_En14
              dout_51_im => dout_51_im_4,  -- sfix16_En14
              dout_52_re => dout_52_re_4,  -- sfix16_En14
              dout_52_im => dout_52_im_4  -- sfix16_En14
              );

  u_SDNF2_6_49 : RADIX22FFT_SDNF2_6_block23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_49 => rotate_49_1,  -- ufix1
              dout_49_re => dout_49_re_4,  -- sfix16_En14
              dout_49_im => dout_49_im_4,  -- sfix16_En14
              dout_51_re => dout_51_re_4,  -- sfix16_En14
              dout_51_im => dout_51_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_49_re_1 => dataOut_im_tmp(48),  -- sfix16_En14
              dout_49_im_1 => dataOut_re_tmp(48),  -- sfix16_En14
              dout_50_re => dataOut_im_tmp(49),  -- sfix16_En14
              dout_50_im => dataOut_re_tmp(49)  -- sfix16_En14
              );

  u_SDNF2_6_51 : RADIX22FFT_SDNF2_6_block24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_51 => rotate_51_2,  -- ufix1
              dout_50_re => dout_50_re_4,  -- sfix16_En14
              dout_50_im => dout_50_im_4,  -- sfix16_En14
              dout_52_re => dout_52_re_4,  -- sfix16_En14
              dout_52_im => dout_52_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_51_re => dataOut_im_tmp(50),  -- sfix16_En14
              dout_51_im => dataOut_re_tmp(50),  -- sfix16_En14
              dout_52_re_1 => dataOut_im_tmp(51),  -- sfix16_En14
              dout_52_im_1 => dataOut_re_tmp(51)  -- sfix16_En14
              );

  u_twdlROM_5_54 : TWDLROM_5_54
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_54_re => twdl_5_54_re,  -- sfix16_En14
              twdl_5_54_im => twdl_5_54_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_53 : TWDLMULT_SDNF1_5_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_50_re => dout_50_re_3,  -- sfix16_En14
              dout_50_im => dout_50_im_3,  -- sfix16_En14
              dout_52_re => dout_52_re_3,  -- sfix16_En14
              dout_52_im => dout_52_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_54_re => twdl_5_54_re,  -- sfix16_En14
              twdl_5_54_im => twdl_5_54_im,  -- sfix16_En14
              twdlXdin_53_re => twdlXdin_53_re_1,  -- sfix16_En14
              twdlXdin_53_im => twdlXdin_53_im_1,  -- sfix16_En14
              twdlXdin_54_re => twdlXdin_54_re_1,  -- sfix16_En14
              twdlXdin_54_im => twdlXdin_54_im_1  -- sfix16_En14
              );

  u_twdlROM_5_55 : TWDLROM_5_55
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_55_re => twdl_5_55_re,  -- sfix16_En14
              twdl_5_55_im => twdl_5_55_im  -- sfix16_En14
              );

  u_twdlROM_5_56 : TWDLROM_5_56
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_56_re => twdl_5_56_re,  -- sfix16_En14
              twdl_5_56_im => twdl_5_56_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_55 : TWDLMULT_SDNF1_5_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_54_re => dout_54_re_3,  -- sfix16_En14
              dout_54_im => dout_54_im_3,  -- sfix16_En14
              dout_56_re => dout_56_re_3,  -- sfix16_En14
              dout_56_im => dout_56_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_55_re => twdl_5_55_re,  -- sfix16_En14
              twdl_5_55_im => twdl_5_55_im,  -- sfix16_En14
              twdl_5_56_re => twdl_5_56_re,  -- sfix16_En14
              twdl_5_56_im => twdl_5_56_im,  -- sfix16_En14
              twdlXdin_55_re => twdlXdin_55_re_1,  -- sfix16_En14
              twdlXdin_55_im => twdlXdin_55_im_1,  -- sfix16_En14
              twdlXdin_56_re => twdlXdin_56_re_1,  -- sfix16_En14
              twdlXdin_56_im => twdlXdin_56_im_1  -- sfix16_En14
              );

  u_SDNF1_5_53 : RADIX22FFT_SDNF1_5_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_53_re => twdlXdin_53_re_1,  -- sfix16_En14
              twdlXdin_53_im => twdlXdin_53_im_1,  -- sfix16_En14
              twdlXdin_55_re => twdlXdin_55_re_1,  -- sfix16_En14
              twdlXdin_55_im => twdlXdin_55_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_53_re => dout_53_re_4,  -- sfix16_En14
              dout_53_im => dout_53_im_4,  -- sfix16_En14
              dout_54_re => dout_54_re_4,  -- sfix16_En14
              dout_54_im => dout_54_im_4  -- sfix16_En14
              );

  u_SDNF1_5_55 : RADIX22FFT_SDNF1_5_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_54_re => twdlXdin_54_re_1,  -- sfix16_En14
              twdlXdin_54_im => twdlXdin_54_im_1,  -- sfix16_En14
              twdlXdin_56_re => twdlXdin_56_re_1,  -- sfix16_En14
              twdlXdin_56_im => twdlXdin_56_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_55_re => dout_55_re_4,  -- sfix16_En14
              dout_55_im => dout_55_im_4,  -- sfix16_En14
              dout_56_re => dout_56_re_4,  -- sfix16_En14
              dout_56_im => dout_56_im_4  -- sfix16_En14
              );

  u_SDNF2_6_53 : RADIX22FFT_SDNF2_6_block25
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_53 => rotate_53_2,  -- ufix1
              dout_53_re => dout_53_re_4,  -- sfix16_En14
              dout_53_im => dout_53_im_4,  -- sfix16_En14
              dout_55_re => dout_55_re_4,  -- sfix16_En14
              dout_55_im => dout_55_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_53_re_1 => dataOut_im_tmp(52),  -- sfix16_En14
              dout_53_im_1 => dataOut_re_tmp(52),  -- sfix16_En14
              dout_54_re => dataOut_im_tmp(53),  -- sfix16_En14
              dout_54_im => dataOut_re_tmp(53)  -- sfix16_En14
              );

  u_SDNF2_6_55 : RADIX22FFT_SDNF2_6_block26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_55 => rotate_55_2,  -- ufix1
              dout_54_re => dout_54_re_4,  -- sfix16_En14
              dout_54_im => dout_54_im_4,  -- sfix16_En14
              dout_56_re => dout_56_re_4,  -- sfix16_En14
              dout_56_im => dout_56_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_55_re => dataOut_im_tmp(54),  -- sfix16_En14
              dout_55_im => dataOut_re_tmp(54),  -- sfix16_En14
              dout_56_re_1 => dataOut_im_tmp(55),  -- sfix16_En14
              dout_56_im_1 => dataOut_re_tmp(55)  -- sfix16_En14
              );

  u_SDNF2_4_57 : RADIX22FFT_SDNF2_4_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_57 => rotate_57_2,  -- ufix1
              dout_50_re => dout_50_re_2,  -- sfix16_En14
              dout_50_im => dout_50_im_2,  -- sfix16_En14
              dout_58_re => dout_58_re_2,  -- sfix16_En14
              dout_58_im => dout_58_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_57_re => dout_57_re_3,  -- sfix16_En14
              dout_57_im => dout_57_im_3,  -- sfix16_En14
              dout_58_re_1 => dout_58_re_3,  -- sfix16_En14
              dout_58_im_1 => dout_58_im_3  -- sfix16_En14
              );

  u_SDNF2_4_59 : RADIX22FFT_SDNF2_4_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_59 => rotate_59_1,  -- ufix1
              dout_52_re => dout_52_re_2,  -- sfix16_En14
              dout_52_im => dout_52_im_2,  -- sfix16_En14
              dout_60_re => dout_60_re_2,  -- sfix16_En14
              dout_60_im => dout_60_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_59_re => dout_59_re_3,  -- sfix16_En14
              dout_59_im => dout_59_im_3,  -- sfix16_En14
              dout_60_re_1 => dout_60_re_3,  -- sfix16_En14
              dout_60_im_1 => dout_60_im_3  -- sfix16_En14
              );

  u_twdlROM_5_58 : TWDLROM_5_58
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_58_re => twdl_5_58_re,  -- sfix16_En14
              twdl_5_58_im => twdl_5_58_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_57 : TWDLMULT_SDNF1_5_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_57_re => dout_57_re_3,  -- sfix16_En14
              dout_57_im => dout_57_im_3,  -- sfix16_En14
              dout_59_re => dout_59_re_3,  -- sfix16_En14
              dout_59_im => dout_59_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_58_re => twdl_5_58_re,  -- sfix16_En14
              twdl_5_58_im => twdl_5_58_im,  -- sfix16_En14
              twdlXdin_57_re => twdlXdin_57_re_1,  -- sfix16_En14
              twdlXdin_57_im => twdlXdin_57_im_1,  -- sfix16_En14
              twdlXdin_58_re => twdlXdin_58_re_1,  -- sfix16_En14
              twdlXdin_58_im => twdlXdin_58_im_1  -- sfix16_En14
              );

  u_SDNF2_4_61 : RADIX22FFT_SDNF2_4_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_61 => rotate_61_1,  -- ufix1
              dout_54_re => dout_54_re_2,  -- sfix16_En14
              dout_54_im => dout_54_im_2,  -- sfix16_En14
              dout_62_re => dout_62_re_2,  -- sfix16_En14
              dout_62_im => dout_62_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_61_re => dout_61_re_3,  -- sfix16_En14
              dout_61_im => dout_61_im_3,  -- sfix16_En14
              dout_62_re_1 => dout_62_re_3,  -- sfix16_En14
              dout_62_im_1 => dout_62_im_3  -- sfix16_En14
              );

  u_SDNF2_4_63 : RADIX22FFT_SDNF2_4_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_63 => rotate_63_1,  -- ufix1
              dout_56_re => dout_56_re_2,  -- sfix16_En14
              dout_56_im => dout_56_im_2,  -- sfix16_En14
              dout_64_re => dout_64_re_2,  -- sfix16_En14
              dout_64_im => dout_64_im_2,  -- sfix16_En14
              dout_1_vld => dout_1_vld_1,
              dout_63_re => dout_63_re_3,  -- sfix16_En14
              dout_63_im => dout_63_im_3,  -- sfix16_En14
              dout_64_re_1 => dout_64_re_3,  -- sfix16_En14
              dout_64_im_1 => dout_64_im_3  -- sfix16_En14
              );

  u_twdlROM_5_59 : TWDLROM_5_59
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_59_re => twdl_5_59_re,  -- sfix16_En14
              twdl_5_59_im => twdl_5_59_im  -- sfix16_En14
              );

  u_twdlROM_5_60 : TWDLROM_5_60
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_60_re => twdl_5_60_re,  -- sfix16_En14
              twdl_5_60_im => twdl_5_60_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_59 : TWDLMULT_SDNF1_5_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_61_re => dout_61_re_3,  -- sfix16_En14
              dout_61_im => dout_61_im_3,  -- sfix16_En14
              dout_63_re => dout_63_re_3,  -- sfix16_En14
              dout_63_im => dout_63_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_59_re => twdl_5_59_re,  -- sfix16_En14
              twdl_5_59_im => twdl_5_59_im,  -- sfix16_En14
              twdl_5_60_re => twdl_5_60_re,  -- sfix16_En14
              twdl_5_60_im => twdl_5_60_im,  -- sfix16_En14
              twdlXdin_59_re => twdlXdin_59_re_1,  -- sfix16_En14
              twdlXdin_59_im => twdlXdin_59_im_1,  -- sfix16_En14
              twdlXdin_60_re => twdlXdin_60_re_1,  -- sfix16_En14
              twdlXdin_60_im => twdlXdin_60_im_1  -- sfix16_En14
              );

  u_SDNF1_5_57 : RADIX22FFT_SDNF1_5_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_57_re => twdlXdin_57_re_1,  -- sfix16_En14
              twdlXdin_57_im => twdlXdin_57_im_1,  -- sfix16_En14
              twdlXdin_59_re => twdlXdin_59_re_1,  -- sfix16_En14
              twdlXdin_59_im => twdlXdin_59_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_57_re => dout_57_re_4,  -- sfix16_En14
              dout_57_im => dout_57_im_4,  -- sfix16_En14
              dout_58_re => dout_58_re_4,  -- sfix16_En14
              dout_58_im => dout_58_im_4  -- sfix16_En14
              );

  u_SDNF1_5_59 : RADIX22FFT_SDNF1_5_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_58_re => twdlXdin_58_re_1,  -- sfix16_En14
              twdlXdin_58_im => twdlXdin_58_im_1,  -- sfix16_En14
              twdlXdin_60_re => twdlXdin_60_re_1,  -- sfix16_En14
              twdlXdin_60_im => twdlXdin_60_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_59_re => dout_59_re_4,  -- sfix16_En14
              dout_59_im => dout_59_im_4,  -- sfix16_En14
              dout_60_re => dout_60_re_4,  -- sfix16_En14
              dout_60_im => dout_60_im_4  -- sfix16_En14
              );

  u_SDNF2_6_57 : RADIX22FFT_SDNF2_6_block27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_57 => rotate_57_1,  -- ufix1
              dout_57_re => dout_57_re_4,  -- sfix16_En14
              dout_57_im => dout_57_im_4,  -- sfix16_En14
              dout_59_re => dout_59_re_4,  -- sfix16_En14
              dout_59_im => dout_59_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_57_re_1 => dataOut_im_tmp(56),  -- sfix16_En14
              dout_57_im_1 => dataOut_re_tmp(56),  -- sfix16_En14
              dout_58_re => dataOut_im_tmp(57),  -- sfix16_En14
              dout_58_im => dataOut_re_tmp(57)  -- sfix16_En14
              );

  u_SDNF2_6_59 : RADIX22FFT_SDNF2_6_block28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_59 => rotate_59_2,  -- ufix1
              dout_58_re => dout_58_re_4,  -- sfix16_En14
              dout_58_im => dout_58_im_4,  -- sfix16_En14
              dout_60_re => dout_60_re_4,  -- sfix16_En14
              dout_60_im => dout_60_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_59_re => dataOut_im_tmp(58),  -- sfix16_En14
              dout_59_im => dataOut_re_tmp(58),  -- sfix16_En14
              dout_60_re_1 => dataOut_im_tmp(59),  -- sfix16_En14
              dout_60_im_1 => dataOut_re_tmp(59)  -- sfix16_En14
              );

  u_twdlROM_5_62 : TWDLROM_5_62
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_62_re => twdl_5_62_re,  -- sfix16_En14
              twdl_5_62_im => twdl_5_62_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_61 : TWDLMULT_SDNF1_5_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_58_re => dout_58_re_3,  -- sfix16_En14
              dout_58_im => dout_58_im_3,  -- sfix16_En14
              dout_60_re => dout_60_re_3,  -- sfix16_En14
              dout_60_im => dout_60_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_62_re => twdl_5_62_re,  -- sfix16_En14
              twdl_5_62_im => twdl_5_62_im,  -- sfix16_En14
              twdlXdin_61_re => twdlXdin_61_re_1,  -- sfix16_En14
              twdlXdin_61_im => twdlXdin_61_im_1,  -- sfix16_En14
              twdlXdin_62_re => twdlXdin_62_re_1,  -- sfix16_En14
              twdlXdin_62_im => twdlXdin_62_im_1  -- sfix16_En14
              );

  u_twdlROM_5_63 : TWDLROM_5_63
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_63_re => twdl_5_63_re,  -- sfix16_En14
              twdl_5_63_im => twdl_5_63_im  -- sfix16_En14
              );

  u_twdlROM_5_64 : TWDLROM_5_64
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_4_vld => dout_4_vld,
              twdl_5_64_re => twdl_5_64_re,  -- sfix16_En14
              twdl_5_64_im => twdl_5_64_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_5_63 : TWDLMULT_SDNF1_5_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              dout_62_re => dout_62_re_3,  -- sfix16_En14
              dout_62_im => dout_62_im_3,  -- sfix16_En14
              dout_64_re => dout_64_re_3,  -- sfix16_En14
              dout_64_im => dout_64_im_3,  -- sfix16_En14
              dout_4_vld => dout_4_vld,
              twdl_5_63_re => twdl_5_63_re,  -- sfix16_En14
              twdl_5_63_im => twdl_5_63_im,  -- sfix16_En14
              twdl_5_64_re => twdl_5_64_re,  -- sfix16_En14
              twdl_5_64_im => twdl_5_64_im,  -- sfix16_En14
              twdlXdin_63_re => twdlXdin_63_re_1,  -- sfix16_En14
              twdlXdin_63_im => twdlXdin_63_im_1,  -- sfix16_En14
              twdlXdin_64_re => twdlXdin_64_re_1,  -- sfix16_En14
              twdlXdin_64_im => twdlXdin_64_im_1  -- sfix16_En14
              );

  u_SDNF1_5_61 : RADIX22FFT_SDNF1_5_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_61_re => twdlXdin_61_re_1,  -- sfix16_En14
              twdlXdin_61_im => twdlXdin_61_im_1,  -- sfix16_En14
              twdlXdin_63_re => twdlXdin_63_re_1,  -- sfix16_En14
              twdlXdin_63_im => twdlXdin_63_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_61_re => dout_61_re_4,  -- sfix16_En14
              dout_61_im => dout_61_im_4,  -- sfix16_En14
              dout_62_re => dout_62_re_4,  -- sfix16_En14
              dout_62_im => dout_62_im_4  -- sfix16_En14
              );

  u_SDNF1_5_63 : RADIX22FFT_SDNF1_5_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              twdlXdin_62_re => twdlXdin_62_re_1,  -- sfix16_En14
              twdlXdin_62_im => twdlXdin_62_im_1,  -- sfix16_En14
              twdlXdin_64_re => twdlXdin_64_re_1,  -- sfix16_En14
              twdlXdin_64_im => twdlXdin_64_im_1,  -- sfix16_En14
              twdlXdin_1_vld => twdlXdin_1_vld_1,
              dout_63_re => dout_63_re_4,  -- sfix16_En14
              dout_63_im => dout_63_im_4,  -- sfix16_En14
              dout_64_re => dout_64_re_4,  -- sfix16_En14
              dout_64_im => dout_64_im_4  -- sfix16_En14
              );

  u_SDNF2_6_61 : RADIX22FFT_SDNF2_6_block29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_61 => rotate_61_2,  -- ufix1
              dout_61_re => dout_61_re_4,  -- sfix16_En14
              dout_61_im => dout_61_im_4,  -- sfix16_En14
              dout_63_re => dout_63_re_4,  -- sfix16_En14
              dout_63_im => dout_63_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_61_re_1 => dataOut_im_tmp(60),  -- sfix16_En14
              dout_61_im_1 => dataOut_re_tmp(60),  -- sfix16_En14
              dout_62_re => dataOut_im_tmp(61),  -- sfix16_En14
              dout_62_im => dataOut_re_tmp(61)  -- sfix16_En14
              );

  u_SDNF2_6_63 : RADIX22FFT_SDNF2_6_block30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_60_0 => enb_1_60_0,
              rotate_63 => rotate_63_2,  -- ufix1
              dout_62_re => dout_62_re_4,  -- sfix16_En14
              dout_62_im => dout_62_im_4,  -- sfix16_En14
              dout_64_re => dout_64_re_4,  -- sfix16_En14
              dout_64_im => dout_64_im_4,  -- sfix16_En14
              dout_1_vld => dout_1_vld_2,
              dout_63_re => dataOut_im_tmp(62),  -- sfix16_En14
              dout_63_im => dataOut_re_tmp(62),  -- sfix16_En14
              dout_64_re_1 => dataOut_im_tmp(63),  -- sfix16_En14
              dout_64_im_1 => dataOut_re_tmp(63)  -- sfix16_En14
              );

  dataIn_re_signed <= dataIn_re;

  dataIn_im_signed <= dataIn_im;

  rotate_1 <= '0';

  rotate_1_1 <= '0';

  rotate_1_2 <= '0';

  rotate_3 <= '0';

  rotate_17 <= '0';

  rotate_19 <= '0';

  rotate_9 <= '0';

  rotate_11 <= '0';

  rotate_25 <= '0';

  rotate_27 <= '0';

  rotate_3_1 <= '0';

  rotate_5 <= '0';

  rotate_5_1 <= '0';

  rotate_7 <= '0';

  rotate_21 <= '0';

  rotate_23 <= '0';

  rotate_13 <= '0';

  rotate_15 <= '0';

  rotate_29 <= '0';

  rotate_31 <= '0';

  rotate_7_1 <= '0';

  rotate_3_2 <= '1';

  rotate_5_2 <= '0';

  rotate_7_2 <= '1';

  rotate_9_1 <= '0';

  rotate_9_2 <= '1';

  rotate_11_1 <= '1';

  rotate_13_1 <= '1';

  rotate_15_1 <= '1';

  rotate_11_2 <= '1';

  rotate_13_2 <= '0';

  rotate_15_2 <= '1';

  rotate_17_1 <= '0';

  rotate_17_2 <= '0';

  rotate_19_1 <= '0';

  rotate_21_1 <= '0';

  rotate_23_1 <= '0';

  rotate_19_2 <= '1';

  rotate_21_2 <= '0';

  rotate_23_2 <= '1';

  rotate_25_1 <= '0';

  rotate_25_2 <= '1';

  rotate_27_1 <= '1';

  rotate_29_1 <= '1';

  rotate_31_1 <= '1';

  rotate_27_2 <= '1';

  rotate_29_2 <= '0';

  rotate_31_2 <= '1';

  rotate_33 <= '0';

  rotate_33_1 <= '0';

  rotate_33_2 <= '1';

  rotate_35 <= '1';

  rotate_49 <= '1';

  rotate_51 <= '1';

  rotate_41 <= '1';

  rotate_43 <= '1';

  rotate_57 <= '1';

  rotate_59 <= '1';

  rotate_35_1 <= '0';

  rotate_37 <= '0';

  rotate_37_1 <= '1';

  rotate_39 <= '1';

  rotate_53 <= '1';

  rotate_55 <= '1';

  rotate_45 <= '1';

  rotate_47 <= '1';

  rotate_61 <= '1';

  rotate_63 <= '1';

  rotate_39_1 <= '0';

  rotate_35_2 <= '1';

  rotate_37_2 <= '0';

  rotate_39_2 <= '1';

  rotate_41_1 <= '0';

  rotate_41_2 <= '1';

  rotate_43_1 <= '1';

  rotate_45_1 <= '1';

  rotate_47_1 <= '1';

  rotate_43_2 <= '1';

  rotate_45_2 <= '0';

  rotate_47_2 <= '1';

  rotate_49_1 <= '0';

  rotate_49_2 <= '0';

  rotate_51_1 <= '0';

  rotate_53_1 <= '0';

  rotate_55_1 <= '0';

  rotate_51_2 <= '1';

  rotate_53_2 <= '0';

  rotate_55_2 <= '1';

  rotate_57_1 <= '0';

  rotate_57_2 <= '1';

  rotate_59_1 <= '1';

  rotate_61_1 <= '1';

  rotate_63_1 <= '1';

  rotate_59_2 <= '1';

  rotate_61_2 <= '0';

  rotate_63_2 <= '1';



  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

