{
    "RTL": [ "design/wb_dma/rtl/" ],
    "top_module": "wb_dma_qchannel",
    "clock": "clk_i",
    "reset": "rst_i",
    "reset_input_values": {
        "qreqn": "1'b1"
    },
    "Note": "qreqn should be 1 in order to let standby_cond == 0 during reset.",
    "non_resettable_regs": [
        "u0.u0.ch_adr0_r",
        "u0.u0.ch_adr1_r",
        "u0.u0.ch_chk_sz_r",
        "u0.u0.ch_sz_inf",
        "u0.u0.ch_tot_sz_r",
        "u0.wb_rf_dout",
        "u1.ndnr",
        "u1.ndr_r",
        "u1.req_r",
        "u2.adr0_cnt",
        "u2.adr1_cnt",
        "u2.chunk_0",
        "u2.chunk_cnt",
        "u2.chunk_cnt_is_0_r",
        "u2.dma_abort_r",
        "u2.mast0_adr[31:2]",
        "u2.mast0_drdy_r",
        "u2.mast1_adr[31:2]",
        "u2.tsz_cnt",
        "u2.tsz_cnt_is_0_r",
        "u2.u0.out_r",
        "u2.u1.out_r",
        "u3.u0.mast_dout",
        "u3.u1.slv_adr",
        "u3.u1.slv_dout",
        "u4.u0.mast_dout",
        "u4.u1.slv_adr",
        "u4.u1.slv_dout",
        "u1.adr0[31:2]",
        "u1.adr1[31:2]",
        "u1.ndr",
        "u1.txsz[11:0]",
        "u1.txsz[26:15]"
    ],

    "power_interface_outputs": [
        "qacceptn",
        "qdeny"
    ],
    "standby_condition": "!qreqn && !qacceptn",
    "check_condition": "qacceptn",

    "formal_constraints": "design/wb_dma/config/aip.v",

    "src": "design/wb_dma/config/source.json",
    "dst": "design/wb_dma/work/solution.json"
}