/* SPDX-License-Identifier: GPL-2.0 */
/*
 * obmf.h - OBMF-ICP over USB driver header
 *
 * Copyright (C) 2025-2026 Nuvoton Technology Corp.
 *
 * OBMF-ICP (Open Boot and Management Framework - Interface Consolidation
 * Protocol) USB class driver.  Implements the virtual-adapter mux/demux
 * architecture per OBMF-ICP v0.9 + USB Device Class Spec v1.0.
 */

#ifndef __LINUX_USB_OBMF_H
#define __LINUX_USB_OBMF_H

#include <linux/usb.h>
#include <linux/mutex.h>
#include <linux/completion.h>
#include <linux/kref.h>
#include <linux/workqueue.h>
#include <linux/types.h>

/* Forward declarations for optional subsystem headers */
struct i2c_adapter;
struct i3c_master_controller;
struct gpio_chip;
struct spi_controller;
struct tty_driver;
struct tty_port;
struct miscdevice;

/*
 * USB class binding per OCP OBMF-ICP USB Spec v1.0
 */
#define USB_CLASS_OBMF			0xEF
#define USB_OBMF_SUBCLASS_ICP		0x09
#define USB_OBMF_PROTOCOL_V1		0x01

#define OBMF_IINTERFACE_STRING		"OCP OBMF"

/*
 * Class-specific descriptor constants
 * Note: USB_DT_CS_INTERFACE is already defined in <uapi/linux/usb/ch9.h>
 */
#define OBMF_SUBTYPE_FUNCTIONAL		0x01
#define OBMF_FUNCTIONAL_DESC_SIZE	14

/*
 * STALL recovery threshold — after this many consecutive STALLs without
 * a successful transfer, escalate to USB device reset.
 */
#define OBMF_STALL_THRESHOLD		3

/*
 * Default request timeout (ms)
 */
#define OBMF_DEFAULT_TIMEOUT_MS		5000

/* ---------- Common Header (4 bytes, OBMF-ICP v1.0.0 RC1 §4.1) --------------
 *
 * Byte 0:   Channel [7:0]
 * Byte 1:   Status [6:0], RqResp [7]
 * Byte 2-3: Size [15:0]  (LE)
 * Byte 4+:  Payload
 */
struct obmf_common_hdr {
	u8	channel;
	u8	status_rqresp;
	__le16	size;
} __packed;

#define OBMF_COMMON_HDR_SIZE	sizeof(struct obmf_common_hdr)

/* Header byte 1 accessor macros */
#define OBMF_HDR_IS_RESPONSE(h)		((h)->status_rqresp & 0x80)
#define OBMF_HDR_STATUS(h)		((h)->status_rqresp & 0x7F)
#define OBMF_HDR_SET_REQUEST(h)		((h)->status_rqresp = 0)
#define OBMF_HDR_SET_RESPONSE(h, s)	((h)->status_rqresp = 0x80 | ((s) & 0x7F))

/* ---------- MMIO Sub-Header (1 byte, Channel Type 01h only) ----------------
 *
 * Byte 0: Transaction [2:0], Reserved [7:3]
 *
 * Present in both Request and Response payloads (spec §4.3); no Tag field.
 */
struct obmf_mmio_subhdr {
	u8	transaction;
} __packed;

#define OBMF_MMIO_SUBHDR_SIZE	sizeof(struct obmf_mmio_subhdr)

/* MMIO Transaction types (3-bit field, spec §4.3) */
#define OBMF_TRANS_SHORT_READ	0x00	/* 32-bit addr, Size u16 */
#define OBMF_TRANS_SHORT_WRITE	0x01	/* 32-bit addr, Size u16 */
#define OBMF_TRANS_LONG_READ	0x02	/* 64-bit addr, Size u16 */
#define OBMF_TRANS_LONG_WRITE	0x03	/* 64-bit addr, Size u16 */

/* MMIO channel-specific status codes */
#define OBMF_MMIO_STATUS_ADDR_OUT_OF_RANGE	0x40
#define OBMF_MMIO_STATUS_ACCESS_DENIED		0x41

/* ---------- Channel Type codes -------------------------------------------- */
#define OBMF_TYPE_CONFIG	0x00
#define OBMF_TYPE_MMIO		0x01
#define OBMF_TYPE_GPIO		0x02
#define OBMF_TYPE_SERIAL	0x03
#define OBMF_TYPE_I2C		0x04	/* I2C Controller */
#define OBMF_TYPE_I2C_TARGET	0x05	/* I2C Target */
#define OBMF_TYPE_I3C		0x06	/* I3C Controller (reserved) */
#define OBMF_TYPE_IPMI		0x07
#define OBMF_TYPE_SPI		0x08	/* SPI Controller */
#define OBMF_TYPE_IO		0x09	/* I/O Port Channel (v0.9.2) */
#define OBMF_TYPE_OEM_MIN	0xF8
#define OBMF_TYPE_OEM_MAX	0xFF

/* ---------- Response Status Codes (Common Header byte 2[7:1]) ------------- */
#define OBMF_STATUS_SUCCESS		0x00
#define OBMF_STATUS_INVALID_CMD		0x01	/* Invalid command or parameter */
#define OBMF_STATUS_TIMEOUT		0x02	/* Request timeout */
#define OBMF_STATUS_NOT_READY		0x03	/* Channel not ready / busy */
#define OBMF_STATUS_PERMANENT_ERROR	0x04	/* Channel permanent error */
#define OBMF_STATUS_UNKNOWN_CHANNEL	0x05	/* Unknown/unsupported channel */
#define OBMF_STATUS_SIZE_NOT_SUPPORTED	0x06	/* Request size not supported */

/* ---------- GPIO Optimised Channel commands (v0.9) ----------------------- */
#define OBMF_GPIO_CMD_GET_VALUES		0x00
#define OBMF_GPIO_CMD_SET_VALUES		0x01
#define OBMF_GPIO_CMD_GET_IRQ_CFG	0x02
#define OBMF_GPIO_CMD_SET_IRQ_CFG	0x03
#define OBMF_GPIO_CMD_IRQ_NOTIFY		0x04
#define OBMF_GPIO_CMD_IRQ_NOTIFY_DG	0x05	/* Datagram (no response) */

/* GPIO Index/Data pair: u16 LE, [11:0]=index, [15:12]=data */
#define OBMF_GPIO_IDX_MASK		0x0FFF
#define OBMF_GPIO_DATA_SHIFT		12
#define OBMF_GPIO_DATA_MASK		0xF000
#define OBMF_GPIO_PACK(idx, data)	(((data) << 12) | ((idx) & 0x0FFF))
#define OBMF_GPIO_UNPACK_IDX(v)		((v) & 0x0FFF)
#define OBMF_GPIO_UNPACK_DATA(v)	(((v) >> 12) & 0x0F)

/* GPIO values for Get/Set Values (data nibble) */
#define OBMF_GPIO_VAL_HIGH		0x00
#define OBMF_GPIO_VAL_LOW		0x01

/* GPIO IRQ config values (data nibble for Get/Set IRQ Config) */
#define OBMF_GPIO_IRQ_DISABLE		0x00
#define OBMF_GPIO_IRQ_LEVEL_LOW		0x01
#define OBMF_GPIO_IRQ_LEVEL_HIGH	0x02
#define OBMF_GPIO_IRQ_RISING		0x03
#define OBMF_GPIO_IRQ_FALLING		0x04
#define OBMF_GPIO_IRQ_BOTH		0x05

/* GPIO channel-specific status codes (v0.9 spec) */
#define OBMF_STATUS_GPIO_IDX_NOT_SUPPORTED	0x40
#define OBMF_STATUS_GPIO_IRQ_NOT_SUPPORTED	0x41
#define OBMF_STATUS_GPIO_INVALID_OP		0x42

/* GPIO Configuration Entry (50 bytes per pin, spec §9.2.1) */
#define OBMF_GPIO_CONFIG_ENTRY_SIZE	50
#define OBMF_GPIO_CFG_INDEX		0x00	/* u16: GPIO index 0-4095 */
#define OBMF_GPIO_CFG_NAME		0x02	/* char[32]: GPIO name */
#define OBMF_GPIO_CFG_DIRECTION		0x22	/* u8: 0=Output, 1=Input */
#define OBMF_GPIO_CFG_DEFAULT_OUT	0x23	/* u8: 0=Low, 1=High */
#define OBMF_GPIO_CFG_DRIVE_CFG		0x24	/* u8: 0=PP, 1=OD, 2=OS */
#define OBMF_GPIO_CFG_PERSIST		0x25	/* u8: persist across reset */
#define OBMF_GPIO_CFG_BIAS_PULL		0x26	/* u8: 0=None, 1=Up, 2=Down */
#define OBMF_GPIO_DIR_OUTPUT		0x00
#define OBMF_GPIO_DIR_INPUT		0x01

/* GPIO channel-specific status codes */
#define OBMF_GPIO_STATUS_INDEX_NOT_SUPPORTED	0x40
#define OBMF_GPIO_STATUS_INT_NOT_SUPPORTED	0x41
#define OBMF_GPIO_STATUS_INVALID_OPERATION	0x42

/* ---------- I3C Controller Channel (v1.0.0 RC1 §4.8) --------------------- */

/* Commands (request byte 0) */
#define OBMF_I3C_CMD_EXECUTE_SEQ	0x00	/* Chained SDR/CCC ops */
#define OBMF_I3C_CMD_DO_DAA		0x01	/* ENTDAA sequence */
#define OBMF_I3C_CMD_BUS_RECOVERY	0x02	/* Reset / recovery */
#define OBMF_I3C_CMD_SET_ASSOC_I2C	0x03	/* Associate I2C channel */
#define OBMF_I3C_CMD_GET_STATS		0x04	/* Retrieve error counters */
#define OBMF_I3C_EVT_IBI		0x05	/* IBI Notification (producer) */
#define OBMF_I3C_EVT_HOTJOIN		0x06	/* Hot-Join Notification (producer) */
#define OBMF_I3C_EVT_BUS_ERROR		0x07	/* Bus Error Notification (producer) */

/* EXECUTE_SEQUENCE op_type values */
#define OBMF_I3C_OP_CCC			0x00	/* I3C_TRANSFER_CCC */
#define OBMF_I3C_OP_CCC_W_DEFBYTE	0x01	/* I3C_TRANSFER_CCC_W_DEFINING_BYTE */
#define OBMF_I3C_OP_PRIVATE_SDR		0x02	/* I3C_TRANSFER_PRIVATE_SDR */

/* Per-operation result status (EXECUTE_SEQUENCE response) */
#define OBMF_I3C_OP_SUCCESS		0x00
#define OBMF_I3C_OP_NACK		0x01
#define OBMF_I3C_OP_ARB_LOST		0x02
#define OBMF_I3C_OP_TIMEOUT		0x03
#define OBMF_I3C_OP_BUS_ERR		0x04

/* I3C channel-specific status codes (common header status field) */
#define OBMF_I3C_STATUS_BUS_TIMEOUT	0x40
#define OBMF_I3C_STATUS_ARB_LOST	0x41
#define OBMF_I3C_STATUS_BUS_BUSY	0x42
#define OBMF_I3C_STATUS_NACK		0x43
#define OBMF_I3C_STATUS_BUS_FAULT	0x44
#define OBMF_I3C_STATUS_PARITY		0x45
#define OBMF_I3C_STATUS_ILLEGAL_CCC	0x46

/* I3C Controller Channel Configuration Data offsets (spec §4.13.2) */
#define OBMF_I3C_CFG_NACK_RETRY		0x00	/* u16 LE: DEV_NACK_RETRY_COUNT (configured) */
#define OBMF_I3C_CFG_FEATURE_FLAGS	0x02	/* u8:  I3C_FEATURE_FLAGS */
#define   OBMF_I3C_CFG_F_IBI_PRIVRD	BIT(0)	/*  Bit 0: IBI private read support */
#define OBMF_I3C_CFG_MAX_CHAINED_OPS	0x03	/* u8:  MAX_CHAINED_OPS */
#define OBMF_I3C_CFG_MAX_SCL_PP_KHZ	0x04	/* u16 LE: MAX_SCL_PP_KHZ */
#define OBMF_I3C_CFG_MAX_SCL_OD_KHZ	0x06	/* u16 LE: MAX_SCL_OD_KHZ */
#define OBMF_I3C_CFG_MAX_READ_TA	0x08	/* u16 LE: MAX_READ_TURNAROUND (µs) */
#define OBMF_I3C_CFG_MAX_DEV_NACK	0x0A	/* u16 LE: MAX_DEV_NACK_RETRY (hw cap) */
#define OBMF_I3C_CFG_MAX_PAYLOAD	0x0C	/* u16 LE: MAX_PAYLOAD_SIZE */
#define OBMF_I3C_CFG_MAX_IBI_PAYLOAD	0x0E	/* u16 LE: MAX_IBI_PAYLOAD_SIZE */
#define OBMF_I3C_CFG_DATA_SIZE		0x10	/* Total config data bytes */

/* ---------- I2C Controller Optimised Channel (OBMF-ICP v1.0.0 RC1) -------- */
#define OBMF_I2C_CMD_READ		0x00
#define OBMF_I2C_CMD_WRITE		0x01
#define OBMF_I2C_CMD_SMBUS_BLOCK_READ	0x02
#define OBMF_I2C_CMD_SMBUS_WRITE_READ	0x03
#define OBMF_I2C_CMD_SMBUS_HOST_NOTIFY	0x04

/* I2C request byte 0[7]: 0=send STOP, 1=do NOT send STOP */
#define OBMF_I2C_NO_STOP		BIT(7)

/*
 * I2C response header size: Command(1) + ReadLen(2) + Reserved(1) = 4 bytes
 * v1.0.0 RC1 change: ReadLen is now at bytes 1-2 (was 2-3 in v0.9.2; Byte 1
 * was Address echo in v0.9.2).  Byte 0[7] is Reserved (was STOP flag).
 * Read Data still starts at byte 4.
 */
#define OBMF_I2C_RESP_HDR_SIZE		4

/* I2C channel-specific status codes */
#define OBMF_I2C_STATUS_TIMEOUT		0x40
#define OBMF_I2C_STATUS_ARB_LOST	0x41
#define OBMF_I2C_STATUS_BUS_BUSY	0x42
#define OBMF_I2C_STATUS_NACK		0x43

/* I2C Controller channel config data offsets (v1.0.0 RC1 §Config Data) */
#define OBMF_I2C_CTRL_CFG_SPEED                0x00    /* 1B: 0=100kHz,1=400kHz,2=1MHz,3=3.4MHz */
#define OBMF_I2C_CTRL_CFG_OPTIONS              0x01    /* 1B: option bits */
#define OBMF_I2C_CTRL_OPT_BUS_RECOVERY         BIT(0)  /* Bus Recovery supported */
#define OBMF_I2C_CTRL_OPT_AUTO_RECOVERY        BIT(1)  /* Auto Bus Recovery supported */
#define OBMF_I2C_CTRL_OPT_BUS_OVERRIDE         BIT(2)  /* Bus Override supported */

/* ---------- I2C Target Optimised Channel (v1.0.0 RC1, Channel Type 05h) ---
 *
 * Device-initiated channel: a physical I2C master writes to the SMC's
 * physical I2C slave; the SMC forwards the write to the BMC as an OBMF
 * I2C Target request, and the BMC (Responder) returns a status response.
 *
 * In MCTP over SMBus scenarios this channel is paired with the I2C Controller
 * channel on the same SMBus.  The Linux driver delivers incoming writes as
 * i2c_slave_event() calls so mctp-i2c can receive MCTP frames directly.
 *
 *   Request:  Command(1) + Address(1) + Reserved(2) + WriteData(N)
 *     Byte 0 [6:0] Command (0=Reserved, 1=I2C Write, 2-127=Reserved)
 *     Byte 0 [7]   Reserved (write 0)
 *     Byte 1       I2C/SMBus target address (7-bit)
 *     Byte 2-3     Reserved
 *     Byte 4..N    Write Data (raw bytes from the wire after the address)
 *
 *   Response: Command(1)   (status carried in Common Header byte 2[7:1])
 */

/* I2C Target channel config data offsets (v1.0.0 RC1 §Config Data) */
#define OBMF_I2C_TGT_CFG_SPEED         0x00    /* 1B: target bus speed */
#define OBMF_I2C_TGT_CFG_BUFFER_SIZE   0x01    /* 1B: max I2C write transaction length */
#define OBMF_I2C_TGT_CFG_ADDR_COUNT    0x02    /* 1B: number of configurable addresses */
#define OBMF_I2C_TGT_CFG_ADDR_LIST     0x03    /* 1B * count: target address entries */
#define OBMF_I2C_TGT_CMD_WRITE         0x01    /* Only I2C Write is defined */
#define OBMF_I2C_TGT_CMD_MASK          0x7F    /* byte0[6:0] = Command */

/* I2C Target request header: Command(1) + Address(1) + Reserved(2) */
#define OBMF_I2C_TGT_REQ_HDR_SIZE      4

/* I2C Target channel-specific status code */
#define OBMF_I2C_TGT_STATUS_TRANSACTION        0x40    /* Error Transaction */

/* ---------- SPI Controller Optimised Channel (v0.9) ----------------------- */
#define OBMF_SPI_CMD_READ		0x01
#define OBMF_SPI_CMD_WRITE		0x02
#define OBMF_SPI_CMD_WRITE_READ		0x03
#define OBMF_SPI_CMD_POSTED_WRITE	0x04
#define OBMF_SPI_CMD_MASK		0x0F
#define OBMF_SPI_CS_DEASSERT		BIT(4)
#define OBMF_SPI_CS_ASSERT		BIT(5)
#define OBMF_SPI_CS_NUM_SHIFT		6
#define OBMF_SPI_CS_NUM_MASK		0xC0

/* SPI channel-specific status codes */
#define OBMF_SPI_STATUS_MODE_UNSUPPORTED		0x40
#define OBMF_SPI_STATUS_TRANSFER_ERROR		0x41

/* ---------- I/O Port Channel (v0.9.2, Channel Type 09h) ------------------- */

/*
 * I/O Sub-Header (2 bytes, Channel Type 09h, spec §4.11):
 *   Byte 0 [3:0]: Transaction type (4-bit; spec says [2:0] but values go to 11)
 *   Byte 0 [7:4]: Reserved
 *   Byte 1 [7:0]: Tag (alternates 0 <-> 1)
 */
struct obmf_io_subhdr {
	u8	transaction;
	u8	tag;
} __packed;

#define OBMF_IO_SUBHDR_SIZE	sizeof(struct obmf_io_subhdr)

/* I/O Transaction types (spec §4.31) */
#define OBMF_IO_TRANS_SEQ_READ_8	0x00	/* Sequential Port I/O Read  8-bit  */
#define OBMF_IO_TRANS_SEQ_WRITE_8	0x01	/* Sequential Port I/O Write 8-bit  */
#define OBMF_IO_TRANS_SEQ_READ_16	0x02	/* Sequential Port I/O Read  16-bit */
#define OBMF_IO_TRANS_SEQ_WRITE_16	0x03	/* Sequential Port I/O Write 16-bit */
#define OBMF_IO_TRANS_SEQ_READ_32	0x04	/* Sequential Port I/O Read  32-bit */
#define OBMF_IO_TRANS_SEQ_WRITE_32	0x05	/* Sequential Port I/O Write 32-bit */
#define OBMF_IO_TRANS_FIXED_READ_8	0x06	/* Fixed Port I/O Read  8-bit  */
#define OBMF_IO_TRANS_FIXED_WRITE_8	0x07	/* Fixed Port I/O Write 8-bit  */
#define OBMF_IO_TRANS_FIXED_READ_16	0x08	/* Fixed Port I/O Read  16-bit */
#define OBMF_IO_TRANS_FIXED_WRITE_16	0x09	/* Fixed Port I/O Write 16-bit */
#define OBMF_IO_TRANS_FIXED_READ_32	0x0A	/* Fixed Port I/O Read  32-bit */
#define OBMF_IO_TRANS_FIXED_WRITE_32	0x0B	/* Fixed Port I/O Write 32-bit */

/* IO channel-specific status codes */
#define OBMF_IO_STATUS_ADDR_OUT_OF_RANGE	0x40
#define OBMF_IO_STATUS_ACCESS_DENIED		0x41

/* ---------- IO Channel Configuration Data offsets (spec §Channel Cfg Data) */
#define OBMF_IO_CFG_TX_TYPES_SUPPORTED	0x00	/* u16 LE: transaction types bitmask */
#define OBMF_IO_CFG_RANGE_COUNT		0x02	/* u16 LE: number of IO_RANGE_CFG entries */
#define OBMF_IO_CFG_RANGE_ARRAY		0x04	/* 10B * count: IO_RANGE_CFG entries */

/* TRANSACTION_TYPES_SUPPORTED bitmask (bits [11:0]) */
#define OBMF_IO_TX_SEQ_READ_8		BIT(0)
#define OBMF_IO_TX_SEQ_WRITE_8		BIT(1)
#define OBMF_IO_TX_SEQ_READ_16		BIT(2)
#define OBMF_IO_TX_SEQ_WRITE_16		BIT(3)
#define OBMF_IO_TX_SEQ_READ_32		BIT(4)
#define OBMF_IO_TX_SEQ_WRITE_32		BIT(5)
#define OBMF_IO_TX_FIXED_READ_8		BIT(6)
#define OBMF_IO_TX_FIXED_WRITE_8	BIT(7)
#define OBMF_IO_TX_FIXED_READ_16	BIT(8)
#define OBMF_IO_TX_FIXED_WRITE_16	BIT(9)
#define OBMF_IO_TX_FIXED_READ_32	BIT(10)
#define OBMF_IO_TX_FIXED_WRITE_32	BIT(11)

/* IO_RANGE_CFG offsets (10 bytes per entry, spec §IO RANGE_CFG) */
#define OBMF_IO_RANGE_FLAGS		0x00	/* u8:  RANGE_ENABLE = BIT(0) */
#define OBMF_IO_RANGE_FLAGS_ENABLE	BIT(0)
/* byte 0x01 reserved for alignment */
#define OBMF_IO_RANGE_START		0x02	/* u16 LE: first port number in range */
#define OBMF_IO_RANGE_END		0x04	/* u16 LE: last port number in range  */
#define OBMF_IO_RANGE_MASK		0x06	/* u16 LE: address mask               */
#define OBMF_IO_RANGE_SERVICE_TYPE	0x08	/* u16 LE: service type               */
#define OBMF_IO_RANGE_CFG_SIZE		10	/* bytes per IO_RANGE_CFG entry       */

/* IO_RANGE_SERVICE_TYPE values (spec §IO RANGE_CFG) */
#define OBMF_IO_SVC_RESERVED		0x0000
#define OBMF_IO_SVC_KCS			0x0001	/* KCS IPMI interface */
#define OBMF_IO_SVC_BT			0x0002	/* BT IPMI interface */
#define OBMF_IO_SVC_RTC			0x0003	/* Real-Time Clock */
#define OBMF_IO_SVC_POSTCODES		0x0004	/* BIOS POST codes (port 0x80) */
#define OBMF_IO_SVC_SUPER_IO		0x0005	/* Super I/O controller */
#define OBMF_IO_SVC_COMA		0x0006	/* COM-A serial port */
#define OBMF_IO_SVC_COMB		0x0007	/* COM-B serial port */
#define OBMF_IO_SVC_I8042		0x0008	/* 8042 keyboard/mouse controller */
#define OBMF_IO_SVC_MICROCTRL1		0x0009	/* Microcontroller 1 */
#define OBMF_IO_SVC_MICROCTRL2		0x000A	/* Microcontroller 2 */

/* ---------- IO misc device ioctl ------------------------------------------ */
struct obmf_io_xfer {
	__u8	transaction;	/* in:  OBMF_IO_TRANS_SEQ_WRITE_8 etc. */
	__u8	status;		/* out: IO response status byte */
	__u16	port_addr;	/* in:  I/O port address (16-bit) */
	__u16	wr_len;		/* in:  write data length (0 for reads) */
	__u16	rd_len;		/* in/out: read buffer length / bytes returned */
	__u64	wr_data_ptr;	/* in:  userspace pointer to write data */
	__u64	rd_data_ptr;	/* out: userspace pointer to read buffer */
};

/* Uses same magic 'O' as OBMF_MMIO_IOC_MAGIC; number 2 avoids collision */
#define OBMF_IO_IOC_MAGIC	'O'
#define OBMF_IO_IOC_XFER	_IOWR(OBMF_IO_IOC_MAGIC, 2, struct obmf_io_xfer)

/* ---------- Serial Optimised Channel (v0.9) ------------------------------- */
/* Operation/Event bitfield (request byte 0) */
#define OBMF_SERIAL_EVT_BREAK		BIT(0)	/* Generate break */
#define OBMF_SERIAL_EVT_BREAK_DETECT	BIT(1)	/* Break detected */
#define OBMF_SERIAL_EVT_TX_OVERRUN	BIT(2)	/* TX overrun */
#define OBMF_SERIAL_EVT_CARRIER_DOWN	BIT(3)	/* Carrier down */

/* Response byte 0 */
#define OBMF_SERIAL_ACK			0x00
#define OBMF_SERIAL_NACK		0x01

/* Serial channel-specific status codes */
#define OBMF_SERIAL_STATUS_LINE_TIMEOUT	0x40

/* ---------- IPMI Optimised Channel ---------------------------------------- */
#define OBMF_IPMI_CMD_SEND_MESSAGE	0x00

/* ---------- MMIO misc device ioctl ---------------------------------------- */
struct obmf_mmio_xfer {
	__u8	transaction;	/* in:  OBMF_TRANS_SHORT_READ etc. */
	__u8	status;		/* out: MMIO response status byte */
	__u16	wr_len;		/* in:  write data length */
	__u16	rd_len;		/* in:  expected read data length */
	__u16	reserved;
	__u64	address;	/* in:  MMIO address (64-bit) */
	__u64	wr_data_ptr;	/* in:  userspace pointer to write data */
	__u64	rd_data_ptr;	/* out: userspace pointer to read buffer */
};

#define OBMF_MMIO_IOC_MAGIC	'O'
#define OBMF_MMIO_IOC_XFER	_IOWR(OBMF_MMIO_IOC_MAGIC, 1, struct obmf_mmio_xfer)

/* ---------- OCP_OBMF_FUNCTIONAL Descriptor -------------------------------- */
struct obmf_functional_desc {
	__u8	bLength;
	__u8	bDescriptorType;
	__u8	bDescriptorSubtype;
	__u8	bMultimessageSupport;
	__le16	wMaxWrTransferSize;
	__le16	wMaxRdTransferSize;
	__le16	wMaxWrInterruptSize;
	__le16	wMaxRdInterruptSize;
	__le16	bcdOCPOBMFVersion;
} __packed;

/* ---------- Channel 0 Discovery Register Map (v1.0.0 RC1 §4.13) ---------- */
#define OBMF_DISC_OBMF_VER		0x00	/* R   16-bit BCD version (minor@0, major@1) */
#define OBMF_DISC_VENDOR_ID		0x02	/* R   16-bit PCI-SIG vendor */
#define OBMF_DISC_DEVICE_ID		0x04	/* R   16-bit */
#define OBMF_DISC_DEVICE_NAME		0x06	/* R   32-byte UTF-8 */
#define OBMF_DISC_NUM_CHANNELS		0x26	/* R    8-bit */
#define OBMF_DISC_CONFIG_STATUS		0x27	/* RW   8-bit */
#define OBMF_DISC_VENDOR_CFG_OFF	0x28	/* R   32-bit */
#define OBMF_DISC_CHANNEL_OFFSET_BASE	0x2C	/* R   4B × N */

#define OBMF_DISC_DEVICE_NAME_LEN	32

/* CONFIG_STATUS bits (Channel 0, spec §4.13) */
#define OBMF_CFGSTAT_MANUF_LOCK_SUPPORTED	BIT(0)
#define OBMF_CFGSTAT_MANUF_LOCKED		BIT(1)
#define OBMF_CFGSTAT_MANUF_LOCK_REQUEST		BIT(2)
#define OBMF_CFGSTAT_MANUF_VALID		BIT(3)
#define OBMF_CFGSTAT_RUNTIME_APPLIED		BIT(4)

/* Per-channel DEVICE_ROLE values (offset OBMF_CHCFG_DEVICE_ROLE) */
#define OBMF_ROLE_PRODUCER		0
#define OBMF_ROLE_CONSUMER		1

/* ---------- Channel Config Common Header (spec §4.13) --------------------- */
#define OBMF_CHCFG_TYPE			0x00	/* 1B */
#define OBMF_CHCFG_NUMBER		0x01	/* 1B */
#define OBMF_CHCFG_NAME			0x02	/* 16B */
#define OBMF_CHCFG_DEVICE_ROLE		0x12	/* 1B */
#define OBMF_CHCFG_STATUS		0x13	/* 1B */
#define OBMF_CHCFG_CONTROL		0x14	/* 1B */
#define OBMF_CHCFG_SPECIFIC_STATUS	0x15	/* 1B */
#define OBMF_CHCFG_SPECIFIC_CONTROL	0x16	/* 1B */
#define OBMF_CHCFG_MAX_REQUEST_PAYLOAD	0x17	/* 2B */
#define OBMF_CHCFG_MAX_RESPONSE_PAYLOAD	0x19	/* 2B */
#define OBMF_CHCFG_CONFIG_SIZE		0x1C	/* 4B */
#define OBMF_CHCFG_CONFIG_DATA		0x20	/* variable */

#define OBMF_CHCFG_NAME_LEN		16

/* CHANNEL_STATUS bits (spec §4.13) */
#define OBMF_CHSTAT_HEALTH_MASK		0x0F	/* [3:0] HEALTH_STATUS */
#define OBMF_CHSTAT_HEALTH_OK		1
#define OBMF_CHSTAT_HEALTH_DISABLED	2
#define OBMF_CHSTAT_HEALTH_NOT_READY	3
#define OBMF_CHSTAT_HEALTH_ERROR	15
#define OBMF_CHSTAT_RESET_DONE		BIT(4)
#define OBMF_CHSTAT_CONFIG_VALID	BIT(5)
#define OBMF_CHSTAT_CONFIG_LOCKED	BIT(6)
#define OBMF_CHSTAT_ERROR_INDICATOR	BIT(7)

/* CHANNEL_CONTROL bits */
#define OBMF_CHCTL_ENABLE		BIT(0)
#define OBMF_CHCTL_RESET		BIT(1)
#define OBMF_CHCTL_APPLY_CONFIGURATION	BIT(2)
#define OBMF_CHCTL_MANUF_LOCK_REQUEST	BIT(3)
#define OBMF_CHCTL_CLEAR_CHANNEL_ERROR	BIT(4)

/* Minimum spec version we support (BCD: byte0=minor, byte1=major) */
#define OBMF_MIN_SPEC_VERSION		0x0100	/* v1.0.0 */

/* ---------- Maximum device-request queue depth ----------------------------- */
#define OBMF_DEV_REQ_QUEUE_DEPTH	8

/* ---------- Per-channel state --------------------------------------------- */
struct obmf_channel {
	u8			channel_id;
	u8			channel_type;
	u8			channel_cfg;
	u8			io_tag;		/* IO only: host→device tag, alternates 0/1 */
	u8			io_dev_tag;	/* IO only: device→host expected tag, alternates 0/1 */

	struct mutex		lock;		/* One outstanding request per ch */
	struct completion	done;		/* Signalled by RX demux */

	u8			*resp_buf;	/* Response payload written by RX */
	int			resp_len;
	int			status;		/* Completion code */

	void			*priv;		/* Subsystem-specific data (optimised channels) */

	u32			config_offset;	/* CH0 offset to channel config header */
	u32			config_size;	/* Size of channel config data area */
	u16			max_request_payload;	/* MAX_REQUEST_PAYLOAD_SIZE, 0=unknown */
	u16			max_response_payload;	/* MAX_RESPONSE_PAYLOAD_SIZE, 0=unknown */
	u16			gpio_count;	/* GPIO channels: number of GPIO lines */

	struct kobject		*kobj;		/* sysfs: /obmf/channel/<N> */
	struct device		*sysfs_dev;	/* device for sysfs "device" symlink */
	struct obmf_device	*odev;		/* Back-pointer */

	/* RX segment reassembly state (per channel) */
	u8			*reasm_buf;
	int			reasm_total;	/* expected total payload bytes */
	int			reasm_offset;	/* bytes accumulated so far */
	struct obmf_common_hdr	reasm_hdr;	/* saved header from first segment */
	bool			reasm_active;
};

/* ---------- Device-initiated request work item ---------------------------- */
struct obmf_dev_req {
	struct work_struct	work;
	struct obmf_device	*odev;
	u8			channel_id;
	u8			channel_type;
	u8			transaction;	/* MMIO/IO only */
	u8			tag;		/* IO only */
	int			data_len;
	u8			data[];
};

/* ---------- STALL recovery flags ------------------------------------------ */
#define OBMF_STALL_BULK_IN		0
#define OBMF_STALL_BULK_OUT		1
#define OBMF_STALL_INT_IN		2
#define OBMF_STALL_INT_OUT		3
#define OBMF_STALL_RESET_PENDING	4

/* ---------- Main device structure ----------------------------------------- */
struct obmf_device {
	struct usb_device	*udev;
	struct usb_interface	*intf;
	struct kref		kref;
	bool			disconnected;
	int			device_index;	/* Global obmf device number */

	/* Endpoints */
	u8			bulk_in_ep;
	u8			bulk_out_ep;
	u8			int_in_ep;
	u8			int_out_ep;
	unsigned int		bulk_out_maxp;
	unsigned int		bulk_in_maxp;

	/* Functional descriptor values (from device, read-only) */
	u16			max_wr_transfer_size;	/* device: max Bulk OUT recv size */
	u16			max_rd_transfer_size;	/* device: max Bulk IN  send size */
	u16			max_wr_int_size;
	u16			max_rd_int_size;
	u16			bcd_version;
	bool			has_int_in;
	bool			has_int_out;

	/* Host (BMC) capabilities — used for tx_buf allocation and
	 * READ_SIZE.PRI / WRITE_SIZE.PRI advertisement in discovery.
	 * Capped at device limits: min(host_max, device_max).
	 */
	u16			host_tx_size;		/* actual tx_buf allocation size */
	u16			host_rx_size;		/* actual rx_buf allocation size */

	/* Interrupt endpoint details */
	unsigned int		int_in_ep_size;
	unsigned int		int_out_ep_size;
	unsigned int		int_in_interval;
	unsigned int		int_out_interval;

	/* Channels (discovered via Channel 0) */
	struct obmf_channel	*channels;
	int			num_channels;

	/* Transport: TX */
	u8			*tx_buf;
	struct mutex		tx_lock;

	/* Transport: RX (continuous Bulk IN) */
	struct urb		*rx_urb;
	u8			*rx_buf;

	/* Transport: Interrupt IN (optional) */
	struct urb		*int_in_urb;
	u8			*int_in_buf;

	/* Transport: Interrupt OUT (optional) */
	u8			*int_out_buf;

	/* Device-initiated request workqueue (high priority) */
	struct workqueue_struct	*dev_req_wq;

	/* STALL recovery */
	unsigned int		bulk_in_stall_count;
	unsigned int		bulk_out_stall_count;
	struct work_struct	stall_work;
	unsigned long		stall_flags;

	/* sysfs: /sys/bus/usb/devices/<intf>/obmf/channel/ */
	struct kobject		*obmf_kobj;
	struct kobject		*channel_kobj;

	/* Subsystem registrations (indexed by channel_id) */
#if IS_ENABLED(CONFIG_USB_OBMF_I2C)
	int			num_i2c;
#endif
#if IS_ENABLED(CONFIG_USB_OBMF_GPIO)
	int			num_gpio;
#endif
#if IS_ENABLED(CONFIG_USB_OBMF_SPI)
	int			num_spi;
#endif
#if IS_ENABLED(CONFIG_USB_OBMF_SERIAL)
	struct tty_driver	*tty_drv;
	void			*tty_ports;	/* struct obmf_serial_port *[] */
	int			num_serial;
	char			tty_drv_name[16];
#endif
	int			num_misc;	/* IPMI + OEM misc devices */
};

/* ---------- OF / DTS helpers (obmf-core.c) -------------------------------- */
struct device_node;
struct device_node *obmf_find_udev_of_node(struct usb_device *udev);

/* ---------- STALL recovery work (obmf-core.c) ----------------------------- */
void obmf_stall_recovery_work(struct work_struct *work);

/* ---------- Transport layer (obmf-transport.c) ---------------------------- */
int  obmf_transport_init(struct obmf_device *odev);
void obmf_transport_exit(struct obmf_device *odev);

int  obmf_send_request(struct obmf_device *odev, struct obmf_channel *ch,
		       const void *payload, int payload_len,
		       void *resp_buf, int resp_buf_len,
		       unsigned long timeout_ms);

int  obmf_send_mmio_request(struct obmf_device *odev, struct obmf_channel *ch,
			    u8 transaction, u64 address,
			    const void *wr_data, int wr_len,
			    void *rd_data, int rd_len);

int  obmf_send_response(struct obmf_device *odev, u8 channel_id,
			u8 status,
			const void *payload, int payload_len);

/* ---------- Discovery (obmf-discovery.c) ---------------------------------- */
int  obmf_discover_channels(struct obmf_device *odev);
void obmf_free_channels(struct obmf_device *odev);

/* ---------- I3C (obmf-i3c.c) ---------------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_I3C)
int  obmf_i3c_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_i3c_unregister(struct obmf_channel *ch);
void obmf_i3c_handle_dev_request(struct obmf_channel *ch,
				  const u8 *data, int len);
#else
static inline int obmf_i3c_register(struct obmf_device *odev,
				     struct obmf_channel *ch) { return 0; }
static inline void obmf_i3c_unregister(struct obmf_channel *ch) {}
static inline void obmf_i3c_handle_dev_request(struct obmf_channel *ch,
					       const u8 *data, int len) {}
#endif

/* ---------- I2C (obmf-i2c.c) ---------------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_I2C)
int  obmf_i2c_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_i2c_unregister(struct obmf_channel *ch);
int  obmf_i2c_target_register(struct obmf_device *odev,
			      struct obmf_channel *ch);
void obmf_i2c_target_unregister(struct obmf_channel *ch);
void obmf_i2c_target_handle_dev_request(struct obmf_channel *ch,
					const u8 *data, int len);
void obmf_i2c_target_finalize_pairing(struct obmf_device *odev);
#else
static inline int obmf_i2c_register(struct obmf_device *odev,
				    struct obmf_channel *ch) { return 0; }
static inline void obmf_i2c_unregister(struct obmf_channel *ch) {}
static inline int obmf_i2c_target_register(struct obmf_device *odev,
					   struct obmf_channel *ch) { return 0; }
static inline void obmf_i2c_target_unregister(struct obmf_channel *ch) {}
static inline void obmf_i2c_target_handle_dev_request(struct obmf_channel *ch,
						      const u8 *data,
						      int len) {}
static inline void obmf_i2c_target_finalize_pairing(struct obmf_device *odev) {}
#endif

/* ---------- GPIO (obmf-gpio.c) -------------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_GPIO)
int  obmf_gpio_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_gpio_unregister(struct obmf_channel *ch);
void obmf_gpio_handle_dev_request(struct obmf_channel *ch,
				  const u8 *data, int len);
#else
static inline int obmf_gpio_register(struct obmf_device *odev,
				     struct obmf_channel *ch) { return 0; }
static inline void obmf_gpio_unregister(struct obmf_channel *ch) {}
static inline void obmf_gpio_handle_dev_request(struct obmf_channel *ch,
						const u8 *data, int len) {}
#endif

/* ---------- SPI (obmf-spi.c) ---------------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_SPI)
int  obmf_spi_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_spi_unregister(struct obmf_channel *ch);
void obmf_spi_handle_dev_request(struct obmf_channel *ch,
				 const u8 *data, int len);
#else
static inline int obmf_spi_register(struct obmf_device *odev,
				    struct obmf_channel *ch) { return 0; }
static inline void obmf_spi_unregister(struct obmf_channel *ch) {}
static inline void obmf_spi_handle_dev_request(struct obmf_channel *ch,
					       const u8 *data, int len) {}
#endif

/* ---------- Serial (obmf-serial.c) ---------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_SERIAL)
int  obmf_serial_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_serial_unregister(struct obmf_channel *ch);
int  obmf_serial_init(struct obmf_device *odev);
void obmf_serial_exit(struct obmf_device *odev);
void obmf_serial_rx(struct obmf_channel *ch, const u8 *data, int len);
void obmf_serial_handle_dev_request(struct obmf_channel *ch,
				    const u8 *data, int len);
#else
static inline int obmf_serial_register(struct obmf_device *odev,
				       struct obmf_channel *ch) { return 0; }
static inline void obmf_serial_unregister(struct obmf_channel *ch) {}
static inline int obmf_serial_init(struct obmf_device *odev) { return 0; }
static inline void obmf_serial_exit(struct obmf_device *odev) {}
static inline void obmf_serial_rx(struct obmf_channel *ch,
				  const u8 *data, int len) {}
static inline void obmf_serial_handle_dev_request(struct obmf_channel *ch,
						  const u8 *data,
						  int len) {}
#endif

/* ---------- IPMI (obmf-ipmi.c) -------------------------------------------- */
#if IS_ENABLED(CONFIG_USB_OBMF_IPMI)
int  obmf_ipmi_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_ipmi_unregister(struct obmf_channel *ch);
void obmf_ipmi_handle_dev_request(struct obmf_channel *ch,
				  const u8 *data, int len);
#else
static inline int obmf_ipmi_register(struct obmf_device *odev,
				     struct obmf_channel *ch) { return 0; }
static inline void obmf_ipmi_unregister(struct obmf_channel *ch) {}
static inline void obmf_ipmi_handle_dev_request(struct obmf_channel *ch,
						const u8 *data, int len) {}
#endif

/* ---------- MMIO misc device (obmf-mmio-misc.c) --------------------------- */
int  obmf_mmio_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_mmio_unregister(struct obmf_channel *ch);
void obmf_mmio_handle_dev_request(struct obmf_channel *ch,
				 u8 transaction,
				 const u8 *data, int len);

/* ---------- IO misc device (obmf-io-misc.c) -------------------------------- */
int  obmf_io_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_io_unregister(struct obmf_channel *ch);
void obmf_io_handle_dev_request(struct obmf_channel *ch,
				u8 transaction, u8 tag,
				const u8 *data, int len);

/* ---------- Transport: IO port request (obmf-transport.c) ----------------- */
int  obmf_send_io_request(struct obmf_device *odev, struct obmf_channel *ch,
			  u8 transaction, u16 port_addr,
			  const void *wr_data, int wr_len,
			  void *rd_data, int rd_len);

/* ---------- OEM (obmf-oem.c) ---------------------------------------------- */
int  obmf_oem_register(struct obmf_device *odev, struct obmf_channel *ch);
void obmf_oem_unregister(struct obmf_channel *ch);
void obmf_oem_handle_dev_request(struct obmf_channel *ch,
				 const u8 *data, int len);

#endif /* __LINUX_USB_OBMF_H */
