Analysis & Synthesis report for Lab7
Fri May 05 10:53:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_next
 12. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_state
 13. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_next
 14. State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_state
 15. State Machine - |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 30. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated
 35. Source assignments for lab7soc:u0|lab7soc_sdram:sdram
 36. Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll
 37. Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3
 38. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 43. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 45. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 49. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 50. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010
 51. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 52. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 53. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 54. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 55. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 56. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016
 57. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_017
 58. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_018
 59. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_019
 60. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller
 69. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated
 76. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0|altsyncram_0b41:auto_generated
 77. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated
 78. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated
 79. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated
 80. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated
 81. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated
 82. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0|altsyncram_tp41:auto_generated
 83. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated
 84. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated
 85. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated
 86. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated
 87. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated
 88. Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated
 89. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga
 90. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port
 91. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2
 92. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3
 93. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4
 94. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player
 95. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2
 96. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom
 97. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom2
 98. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom3
 99. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet
100. Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet
101. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo
102. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo
103. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a
104. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
105. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b
106. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
107. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
108. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram
109. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
111. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
112. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
113. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
114. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy
115. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0
116. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
117. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
118. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
119. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
120. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator
121. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
122. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
123. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
124. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
125. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
126. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator
127. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
128. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
129. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
130. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
131. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
132. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
133. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
134. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
135. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator
136. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator
137. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator
138. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
139. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
140. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
141. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
142. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent
145. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
148. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
151. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
154. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
157. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
160. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
161. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent
164. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
167. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
170. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
173. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
176. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
179. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
182. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
185. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
188. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent
191. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent
194. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo
196. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent
197. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
200. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
201. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
202. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_019|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
222. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_020|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_021|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
225. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
226. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
231. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
232. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
233. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
234. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
235. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
236. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
237. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
238. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
239. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
240. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
241. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
242. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
243. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
244. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
245. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
246. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
247. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
248. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
249. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
250. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
251. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
252. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
257. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
258. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb
263. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
264. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
265. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
266. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
267. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
268. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
269. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
270. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
271. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
272. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
273. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
274. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
275. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
276. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
277. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
278. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
279. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
280. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
281. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
282. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
283. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
284. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
285. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
286. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
287. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
288. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
289. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
290. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
291. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
292. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
293. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
294. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
295. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
296. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
297. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
298. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
299. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
300. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
301. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
302. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
303. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
304. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
305. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
306. Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019
307. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller
308. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
309. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
310. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001
311. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
312. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
313. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002
314. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
315. Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
316. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0
317. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0
318. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0
319. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0
320. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0
321. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0
322. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0
323. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0
324. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0
325. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0
326. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0
327. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0
328. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0
329. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0
330. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2
331. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3
332. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0
333. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3
334. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1
335. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult2
336. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0
337. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult0
338. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult1
339. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult2
340. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult3
341. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult3
342. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult1
343. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult2
344. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult0
345. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult3
346. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult1
347. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult2
348. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult0
349. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4
350. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3
351. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5
352. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1
353. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0
354. Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2
355. scfifo Parameter Settings by Entity Instance
356. altsyncram Parameter Settings by Entity Instance
357. lpm_mult Parameter Settings by Entity Instance
358. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
359. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002"
360. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
361. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001"
362. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
363. Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller"
364. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
365. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
366. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
367. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
368. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
369. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
370. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
371. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
372. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
373. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
374. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode"
375. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
376. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
377. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
378. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode"
379. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
380. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
381. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo"
382. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent"
383. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo"
384. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent"
385. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo"
386. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent"
387. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
388. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
389. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
390. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
391. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
392. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
393. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
394. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
395. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
396. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
397. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
398. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
399. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
400. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
401. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
402. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
403. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo"
404. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent"
405. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
406. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
407. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
408. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
409. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
410. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
411. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
412. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
413. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
414. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
415. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
416. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo"
417. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent"
418. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
419. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
420. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
421. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
422. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
423. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator"
424. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator"
425. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator"
426. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
427. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
428. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
429. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
430. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
431. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
432. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
433. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
434. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator"
435. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
436. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
437. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
438. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
439. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
440. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator"
441. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
442. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
443. Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
444. Port Connectivity Checks: "lab7soc:u0|lab7soc_spi_0:spi_0"
445. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1"
446. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll"
447. Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module"
448. Port Connectivity Checks: "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0"
449. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy"
450. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
451. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
452. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib"
453. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
454. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
455. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace"
456. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
457. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
458. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug"
459. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci"
460. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench"
461. Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0"
462. Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic"
463. Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0"
464. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet"
465. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet"
466. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom"
467. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc"
468. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2"
469. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4"
470. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4"
471. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3"
472. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3"
473. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2"
474. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2"
475. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port"
476. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port"
477. Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga"
478. Port Connectivity Checks: "lab7soc:u0"
479. Post-Synthesis Netlist Statistics for Top Partition
480. Elapsed Time Per Partition
481. Analysis & Synthesis Messages
482. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 05 10:53:03 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab7                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 17,738                                      ;
;     Total combinational functions  ; 16,714                                      ;
;     Dedicated logic registers      ; 2,966                                       ;
; Total registers                    ; 2966                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,036,636                                   ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab7               ; Lab7               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; fire/fire_rom.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_rom.sv                                                                                ;             ;
; fire/fire_palette.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_palette.sv                                                                            ;             ;
; fire/fire_example.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv                                                                            ;             ;
; powerup/powerup_rom.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_rom.sv                                                                          ;             ;
; powerup/powerup_palette.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_palette.sv                                                                      ;             ;
; font_rom.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/font_rom.sv                                                                                     ;             ;
; brick/brick_rom.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_rom.sv                                                                              ;             ;
; brick/brick_palette.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_palette.sv                                                                          ;             ;
; bottom_screen/bottom_screen_rom.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_rom.sv                                                              ;             ;
; bottom_screen/bottom_screen_palette.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_palette.sv                                                          ;             ;
; varun1_right/varun1_right_rom.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_rom.sv                                                                ;             ;
; varun1_right/varun1_right_palette.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_palette.sv                                                            ;             ;
; varun1_forward/varun1_forward_rom.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_rom.sv                                                            ;             ;
; varun1_forward/varun1_forward_palette.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_palette.sv                                                        ;             ;
; varun1/varun1_rom.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_rom.sv                                                                            ;             ;
; varun1/varun1_palette.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_palette.sv                                                                        ;             ;
; go/go_rom.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_rom.sv                                                                                    ;             ;
; go/go_palette.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_palette.sv                                                                                ;             ;
; go/go_example.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv                                                                                ;             ;
; control.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/control.sv                                                                                      ;             ;
; ball.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv                                                                                         ;             ;
; bubble/bubble_rom.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_rom.sv                                                                            ;             ;
; bubble/bubble_palette.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_palette.sv                                                                        ;             ;
; bubble/bubble_example.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv                                                                        ;             ;
; Lab 7 alt_material/VGA_controller.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/VGA_controller.sv                                                            ;             ;
; Lab 7 alt_material/lab7.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv                                                                      ;             ;
; lab7soc/synthesis/lab7soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v                                                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.v                                          ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_synchronizer.v                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv                                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv                           ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv                               ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv                           ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv                               ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv                             ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv                            ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv                                ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv                                      ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv                                 ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_usb_rst.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_timer_0.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v                                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_spi_0.v                                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v                                                ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v                                                    ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.hex                                       ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v                                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v                                             ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v                                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_leds_pio.v                                                 ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_keycode.v                                                  ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_key.v                                                      ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v                                              ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v                                           ; lab7soc     ;
; lab7soc/synthesis/submodules/vga_text_avl_interface.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv                                          ; lab7soc     ;
; lab7soc/synthesis/submodules/lab7soc_Button.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_Button.v                                                   ; lab7soc     ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/HexDriver.sv                                                                                    ;             ;
; player1.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv                                                                                      ;             ;
; bullet.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv                                                                                       ;             ;
; background.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv                                                                                   ;             ;
; Level and score.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv                                                                              ;             ;
; player2.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv                                                                                      ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                       ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                    ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                     ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                     ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                     ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                     ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                   ;             ;
; db/scfifo_9621.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/scfifo_9621.tdf                                                                              ;             ;
; db/a_dpfifo_bb01.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_337.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_337.tdf                                                                                 ;             ;
; db/altsyncram_dtn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_dtn1.tdf                                                                          ;             ;
; db/cntr_n2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_n2b.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                       ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                       ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;             ;
; db/altsyncram_s0c1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_s0c1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                        ;             ;
; db/altsyncram_0n61.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0n61.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                         ;             ;
; db/altsyncram_i2g1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_i2g1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                      ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                 ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                   ;             ;
; db/altsyncram_vi41.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_vi41.tdf                                                                          ;             ;
; ./bubble/bubble.mif                                                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble.mif                                                                               ;             ;
; db/decode_kk9.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_kk9.tdf                                                                               ;             ;
; db/mux_93b.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_93b.tdf                                                                                  ;             ;
; db/altsyncram_0b41.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0b41.tdf                                                                          ;             ;
; ./brick/brick.mif                                                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick.mif                                                                                 ;             ;
; db/altsyncram_e361.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_e361.tdf                                                                          ;             ;
; ./bottom_screen/bottom_screen.mif                                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen.mif                                                                 ;             ;
; db/decode_8j9.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_8j9.tdf                                                                               ;             ;
; db/mux_02b.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_02b.tdf                                                                                  ;             ;
; db/altsyncram_7341.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_7341.tdf                                                                          ;             ;
; ./fire/fire.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire.mif                                                                                   ;             ;
; db/altsyncram_tp41.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_tp41.tdf                                                                          ;             ;
; ./powerup/powerup.mif                                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup.mif                                                                             ;             ;
; db/altsyncram_a561.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_a561.tdf                                                                          ;             ;
; ./varun1_forward/varun1_forward.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward.mif                                                               ;             ;
; db/altsyncram_2g41.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_2g41.tdf                                                                          ;             ;
; ./varun1/varun1.mif                                                                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1.mif                                                                               ;             ;
; db/altsyncram_sn51.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_sn51.tdf                                                                          ;             ;
; ./varun1_right/varun1_right.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right.mif                                                                   ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                     ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                  ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                     ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                     ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                     ;             ;
; multcore.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                                     ;             ;
; csa_add.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                      ;             ;
; mpar_add.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                     ;             ;
; muleabz.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                      ;             ;
; mul_lfrg.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                     ;             ;
; mul_boothc.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                   ;             ;
; alt_ded_mult.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                 ;             ;
; alt_ded_mult_y.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                               ;             ;
; dffpipe.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                      ;             ;
; mpar_add.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                     ;             ;
; lpm_add_sub.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                  ;             ;
; addcore.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                      ;             ;
; look_add.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                     ;             ;
; alt_stratix_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                          ;             ;
; db/add_sub_9rg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_9rg.tdf                                                                              ;             ;
; db/add_sub_drg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_drg.tdf                                                                              ;             ;
; altshift.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                                     ;             ;
; db/add_sub_hrg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_hrg.tdf                                                                              ;             ;
; db/add_sub_7kg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_7kg.tdf                                                                              ;             ;
; db/add_sub_5vg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_5vg.tdf                                                                              ;             ;
; db/mult_oks.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_oks.tdf                                                                                 ;             ;
; db/mult_fgs.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_fgs.tdf                                                                                 ;             ;
; db/mult_kks.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_kks.tdf                                                                                 ;             ;
; lpm_divide.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                   ;             ;
; abs_divider.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                  ;             ;
; sign_div_unsign.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                              ;             ;
; db/lpm_divide_lll.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_lll.tdf                                                                           ;             ;
; db/sign_div_unsign_klh.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_klh.tdf                                                                      ;             ;
; db/alt_u_div_ihe.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_ihe.tdf                                                                            ;             ;
; db/add_sub_t3c.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_t3c.tdf                                                                              ;             ;
; db/add_sub_u3c.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_u3c.tdf                                                                              ;             ;
; db/lpm_divide_ltl.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_ltl.tdf                                                                           ;             ;
; db/sign_div_unsign_nlh.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_nlh.tdf                                                                      ;             ;
; db/alt_u_div_ohe.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_ohe.tdf                                                                            ;             ;
; db/lpm_divide_itl.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_itl.tdf                                                                           ;             ;
; db/lpm_divide_5kl.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_5kl.tdf                                                                           ;             ;
; db/sign_div_unsign_7kh.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_7kh.tdf                                                                      ;             ;
; db/alt_u_div_oee.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_oee.tdf                                                                            ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 17,738              ;
;                                             ;                     ;
; Total combinational functions               ; 16714               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 12566               ;
;     -- 3 input functions                    ; 2428                ;
;     -- <=2 input functions                  ; 1720                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 15278               ;
;     -- arithmetic mode                      ; 1436                ;
;                                             ;                     ;
; Total registers                             ; 2966                ;
;     -- Dedicated logic registers            ; 2966                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 1036636             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 24                  ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1777                ;
; Total fan-out                               ; 76353               ;
; Average fan-out                             ; 3.74                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |lab7                                                                                                                                   ; 16714 (1)           ; 2966 (0)                  ; 1036636     ; 0          ; 24           ; 8       ; 8         ; 141  ; 0            ; 0          ; |lab7                                                                                                                                                                                                                                                                                                                                                                                                    ; lab7                                            ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                       ; work         ;
;    |lab7soc:u0|                                                                                                                         ; 16535 (0)           ; 2881 (0)                  ; 1036636     ; 0          ; 24           ; 8       ; 8         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0                                                                                                                                                                                                                                                                                                                                                                                         ; lab7soc                                         ; lab7soc      ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                         ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; lab7soc      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                       ; lab7soc      ;
;       |lab7soc_Button:usb_irq|                                                                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_Button:usb_irq                                                                                                                                                                                                                                                                                                                                                                  ; lab7soc_Button                                  ; lab7soc      ;
;       |lab7soc_hex_digits_pio:hex_digits_pio|                                                                                           ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                   ; lab7soc_hex_digits_pio                          ; lab7soc      ;
;       |lab7soc_jtag_uart_0:jtag_uart_0|                                                                                                 ; 143 (40)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; lab7soc_jtag_uart_0                             ; lab7soc      ;
;          |alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; lab7soc_jtag_uart_0_scfifo_r                    ; lab7soc      ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                   ; scfifo_9621                                     ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_bb01                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                 ; cntr_337                                        ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                      ; altsyncram_dtn1                                 ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_n2b                                        ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                              ; cntr_n2b                                        ; work         ;
;          |lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; lab7soc_jtag_uart_0_scfifo_w                    ; lab7soc      ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                   ; scfifo_9621                                     ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_bb01                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                 ; cntr_337                                        ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                      ; altsyncram_dtn1                                 ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_n2b                                        ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                              ; cntr_n2b                                        ; work         ;
;       |lab7soc_key:key|                                                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_key:key                                                                                                                                                                                                                                                                                                                                                                         ; lab7soc_key                                     ; lab7soc      ;
;       |lab7soc_keycode:keycode2|                                                                                                        ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode2                                                                                                                                                                                                                                                                                                                                                                ; lab7soc_keycode                                 ; lab7soc      ;
;       |lab7soc_keycode:keycode3|                                                                                                        ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode3                                                                                                                                                                                                                                                                                                                                                                ; lab7soc_keycode                                 ; lab7soc      ;
;       |lab7soc_keycode:keycode4|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode4                                                                                                                                                                                                                                                                                                                                                                ; lab7soc_keycode                                 ; lab7soc      ;
;       |lab7soc_keycode:keycode|                                                                                                         ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_keycode                                 ; lab7soc      ;
;       |lab7soc_leds_pio:leds_pio|                                                                                                       ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                               ; lab7soc_leds_pio                                ; lab7soc      ;
;       |lab7soc_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 1421 (0)            ; 1083 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; lab7soc_mm_interconnect_0                       ; lab7soc      ;
;          |altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 108 (108)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 85 (85)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|                                         ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser        ; lab7soc      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                  ; lab7soc      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; lab7soc      ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; lab7soc      ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                      ; lab7soc      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 16 (16)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; lab7soc      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 29 (29)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; lab7soc      ;
;          |altera_merlin_slave_agent:button_s1_agent|                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:keycode2_s1_agent|                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:keycode3_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:keycode4_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                       ; lab7soc      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                ; lab7soc      ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                       ; lab7soc      ;
;          |altera_merlin_slave_translator:button_s1_translator|                                                                          ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:keycode2_s1_translator|                                                                        ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:keycode3_s1_translator|                                                                        ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:keycode4_s1_translator|                                                                        ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|                                    ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; lab7soc      ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 47 (47)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                     ; lab7soc      ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                     ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; lab7soc_mm_interconnect_0_cmd_demux_001         ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                ; 15 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                ; 48 (44)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                                ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                                ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                                ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                                ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|                                                                                ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|                                                                                ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 21 (17)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                   ; lab7soc_mm_interconnect_0_cmd_mux               ; lab7soc      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                        ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_router:router|                                                                                      ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; lab7soc_mm_interconnect_0_router                ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_router_001:router_001|                                                                              ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; lab7soc_mm_interconnect_0_router_001            ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_017|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_018|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_019|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                               ; lab7soc_mm_interconnect_0_rsp_demux             ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 132 (132)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; lab7soc_mm_interconnect_0_rsp_mux               ; lab7soc      ;
;          |lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                           ; lab7soc_mm_interconnect_0_rsp_mux_001           ; lab7soc      ;
;       |lab7soc_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 1074 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; lab7soc_nios2_gen2_0                            ; lab7soc      ;
;          |lab7soc_nios2_gen2_0_cpu:cpu|                                                                                                 ; 1074 (781)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu                        ; lab7soc      ;
;             |lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|                                                 ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; lab7soc_nios2_gen2_0_cpu_nios2_oci              ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|                          ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab7soc      ;
;                   |lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab7soc      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                   |lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|                               ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab7soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab7soc      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                   |sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|                                ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|                                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab7soc      ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|                                  ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; lab7soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab7soc      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|                                        ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; lab7soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab7soc      ;
;                   |lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab7soc      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                 ; work         ;
;             |lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; lab7soc_nios2_gen2_0_cpu_register_bank_a_module ; lab7soc      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work         ;
;             |lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; lab7soc_nios2_gen2_0_cpu_register_bank_b_module ; lab7soc      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work         ;
;       |lab7soc_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; lab7soc_onchip_memory2_0                        ; lab7soc      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_i2g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_i2g1                                 ; work         ;
;       |lab7soc_sdram:sdram|                                                                                                             ; 292 (237)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                     ; lab7soc_sdram                                   ; lab7soc      ;
;          |lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module|                                                        ; 55 (55)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                               ; lab7soc_sdram_input_efifo_module                ; lab7soc      ;
;       |lab7soc_sdram_pll:sdram_pll|                                                                                                     ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                             ; lab7soc_sdram_pll                               ; lab7soc      ;
;          |lab7soc_sdram_pll_altpll_vg92:sd1|                                                                                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                           ; lab7soc_sdram_pll_altpll_vg92                   ; lab7soc      ;
;          |lab7soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                      ; lab7soc_sdram_pll_stdsync_sv6                   ; lab7soc      ;
;             |lab7soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                               ; lab7soc_sdram_pll_dffpipe_l2c                   ; lab7soc      ;
;       |lab7soc_spi_0:spi_0|                                                                                                             ; 115 (115)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                     ; lab7soc_spi_0                                   ; lab7soc      ;
;       |lab7soc_timer_0:timer_0|                                                                                                         ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_timer_0                                 ; lab7soc      ;
;       |lab7soc_usb_rst:usb_rst|                                                                                                         ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|lab7soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                 ; lab7soc_usb_rst                                 ; lab7soc      ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 13162 (569)         ; 414 (129)                 ; 1025244     ; 0          ; 24           ; 8       ; 8         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                       ; vga_text_avl_interface                          ; lab7soc      ;
;          |background:level1|                                                                                                            ; 1044 (152)          ; 13 (10)                   ; 423720      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1                                                                                                                                                                                                                                                                                                                     ; background                                      ; work         ;
;             |bottom_screen_palette:bottom_screen_palette|                                                                               ; 609 (609)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_palette:bottom_screen_palette                                                                                                                                                                                                                                                                         ; bottom_screen_palette                           ; work         ;
;             |bottom_screen_rom:bottom_screen_rom|                                                                                       ; 43 (0)              ; 3 (0)                     ; 398520      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom                                                                                                                                                                                                                                                                                 ; bottom_screen_rom                               ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 43 (0)              ; 3 (0)                     ; 398520      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_e361:auto_generated|                                                                                      ; 43 (0)              ; 3 (3)                     ; 398520      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated                                                                                                                                                                                                                          ; altsyncram_e361                                 ; work         ;
;                      |decode_8j9:rden_decode|                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated|decode_8j9:rden_decode                                                                                                                                                                                                   ; decode_8j9                                      ; work         ;
;                      |mux_02b:mux2|                                                                                                     ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated|mux_02b:mux2                                                                                                                                                                                                             ; mux_02b                                         ; work         ;
;             |brick_palette:brick_palette|                                                                                               ; 184 (184)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_palette:brick_palette                                                                                                                                                                                                                                                                                         ; brick_palette                                   ; work         ;
;             |brick_rom:brick_rom|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 25200       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom                                                                                                                                                                                                                                                                                                 ; brick_rom                                       ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 25200       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_0b41:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 25200       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0|altsyncram_0b41:auto_generated                                                                                                                                                                                                                                          ; altsyncram_0b41                                 ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                      ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 20 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_9rg:auto_generated|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9rg:auto_generated                                                                                                                                                                                                                   ; add_sub_9rg                                     ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                                        ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                                     ; work         ;
;                            |add_sub_drg:auto_generated|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_drg:auto_generated                                                                                                                                                                                              ; add_sub_drg                                     ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                      ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 36 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                   ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                   ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_drg:auto_generated|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_drg:auto_generated                                                                                                                                                                                                                   ; add_sub_drg                                     ; work         ;
;                      |lpm_add_sub:adder[1]|                                                                                             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_drg:auto_generated|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_drg:auto_generated                                                                                                                                                                                                                   ; add_sub_drg                                     ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                              ; mpar_add                                        ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                         ; lpm_add_sub                                     ; work         ;
;                            |add_sub_hrg:auto_generated|                                                                                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hrg:auto_generated                                                                                                                                                                                              ; add_sub_hrg                                     ; work         ;
;          |ball:ball_port_2|                                                                                                             ; 94 (94)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2                                                                                                                                                                                                                                                                                                                      ; ball                                            ; work         ;
;          |ball:ball_port_3|                                                                                                             ; 96 (96)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3                                                                                                                                                                                                                                                                                                                      ; ball                                            ; work         ;
;          |ball:ball_port_4|                                                                                                             ; 97 (97)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4                                                                                                                                                                                                                                                                                                                      ; ball                                            ; work         ;
;          |ball:ball_port|                                                                                                               ; 96 (96)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port                                                                                                                                                                                                                                                                                                                        ; ball                                            ; work         ;
;          |bubble_example:pic|                                                                                                           ; 146 (20)            ; 4 (0)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic                                                                                                                                                                                                                                                                                                                    ; bubble_example                                  ; work         ;
;             |bubble_palette:bubble_palette|                                                                                             ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_palette:bubble_palette                                                                                                                                                                                                                                                                                      ; bubble_palette                                  ; work         ;
;             |bubble_rom:bubble_rom|                                                                                                     ; 57 (0)              ; 4 (0)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom                                                                                                                                                                                                                                                                                              ; bubble_rom                                      ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 57 (0)              ; 4 (0)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_vi41:auto_generated|                                                                                      ; 57 (0)              ; 4 (4)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated                                                                                                                                                                                                                                       ; altsyncram_vi41                                 ; work         ;
;                      |decode_kk9:rden_decode|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated|decode_kk9:rden_decode                                                                                                                                                                                                                ; decode_kk9                                      ; work         ;
;                      |mux_93b:mux2|                                                                                                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated|mux_93b:mux2                                                                                                                                                                                                                          ; mux_93b                                         ; work         ;
;          |bullet:player_1_bullet|                                                                                                       ; 60 (60)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet                                                                                                                                                                                                                                                                                                                ; bullet                                          ; work         ;
;          |bullet:player_2_bullet|                                                                                                       ; 67 (67)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet                                                                                                                                                                                                                                                                                                                ; bullet                                          ; work         ;
;          |color_mapper:cma_port_2|                                                                                                      ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 2       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2                                                                                                                                                                                                                                                                                                               ; color_mapper                                    ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_kks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult0|mult_kks:auto_generated                                                                                                                                                                                                                                                                        ; mult_kks                                        ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult1|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult2|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_oks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult3|mult_oks:auto_generated                                                                                                                                                                                                                                                                        ; mult_oks                                        ; work         ;
;          |color_mapper:cma_port_3|                                                                                                      ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 2       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3                                                                                                                                                                                                                                                                                                               ; color_mapper                                    ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_kks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult0|mult_kks:auto_generated                                                                                                                                                                                                                                                                        ; mult_kks                                        ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult1|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult2|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_oks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult3|mult_oks:auto_generated                                                                                                                                                                                                                                                                        ; mult_oks                                        ; work         ;
;          |color_mapper:cma_port_4|                                                                                                      ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 2       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4                                                                                                                                                                                                                                                                                                               ; color_mapper                                    ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_kks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult0|mult_kks:auto_generated                                                                                                                                                                                                                                                                        ; mult_kks                                        ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult1|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult2|mult_fgs:auto_generated                                                                                                                                                                                                                                                                        ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                ; lpm_mult                                        ; work         ;
;                |mult_oks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult3|mult_oks:auto_generated                                                                                                                                                                                                                                                                        ; mult_oks                                        ; work         ;
;          |color_mapper:cma_port|                                                                                                        ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 2       ; 2         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port                                                                                                                                                                                                                                                                                                                 ; color_mapper                                    ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                  ; lpm_mult                                        ; work         ;
;                |mult_kks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0|mult_kks:auto_generated                                                                                                                                                                                                                                                                          ; mult_kks                                        ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                  ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1|mult_fgs:auto_generated                                                                                                                                                                                                                                                                          ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                  ; lpm_mult                                        ; work         ;
;                |mult_fgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult2|mult_fgs:auto_generated                                                                                                                                                                                                                                                                          ; mult_fgs                                        ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                  ; lpm_mult                                        ; work         ;
;                |mult_oks:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3|mult_oks:auto_generated                                                                                                                                                                                                                                                                          ; mult_oks                                        ; work         ;
;          |control:abc|                                                                                                                  ; 110 (110)           ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc                                                                                                                                                                                                                                                                                                                           ; control                                         ; work         ;
;          |fire_example:its_fire|                                                                                                        ; 2036 (92)           ; 0 (0)                     ; 19584       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire                                                                                                                                                                                                                                                                                                                 ; fire_example                                    ; work         ;
;             |fire_palette:fire_palette2|                                                                                                ; 486 (486)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_palette:fire_palette2                                                                                                                                                                                                                                                                                      ; fire_palette                                    ; work         ;
;             |fire_palette:fire_palette3|                                                                                                ; 486 (486)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_palette:fire_palette3                                                                                                                                                                                                                                                                                      ; fire_palette                                    ; work         ;
;             |fire_palette:fire_palette4|                                                                                                ; 486 (486)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_palette:fire_palette4                                                                                                                                                                                                                                                                                      ; fire_palette                                    ; work         ;
;             |fire_palette:fire_palette|                                                                                                 ; 486 (486)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_palette:fire_palette                                                                                                                                                                                                                                                                                       ; fire_palette                                    ; work         ;
;             |fire_rom:fire_rom2|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2                                                                                                                                                                                                                                                                                              ; fire_rom                                        ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_7341:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated                                                                                                                                                                                                                                       ; altsyncram_7341                                 ; work         ;
;             |fire_rom:fire_rom3|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3                                                                                                                                                                                                                                                                                              ; fire_rom                                        ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_7341:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated                                                                                                                                                                                                                                       ; altsyncram_7341                                 ; work         ;
;             |fire_rom:fire_rom4|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4                                                                                                                                                                                                                                                                                              ; fire_rom                                        ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_7341:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated                                                                                                                                                                                                                                       ; altsyncram_7341                                 ; work         ;
;             |fire_rom:fire_rom|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom                                                                                                                                                                                                                                                                                               ; fire_rom                                        ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_7341:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4896        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated                                                                                                                                                                                                                                        ; altsyncram_7341                                 ; work         ;
;          |go_example:game_over|                                                                                                         ; 483 (14)            ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over                                                                                                                                                                                                                                                                                                                  ; go_example                                      ; work         ;
;             |go_palette:go_palette|                                                                                                     ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over|go_palette:go_palette                                                                                                                                                                                                                                                                                            ; go_palette                                      ; work         ;
;             |go_rom:go_rom|                                                                                                             ; 428 (428)           ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over|go_rom:go_rom                                                                                                                                                                                                                                                                                                    ; go_rom                                          ; work         ;
;          |levelscore:levelprint|                                                                                                        ; 3506 (3005)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint                                                                                                                                                                                                                                                                                                                 ; levelscore                                      ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;             |lpm_divide:Mod2|                                                                                                           ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;             |lpm_divide:Mod3|                                                                                                           ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;             |lpm_divide:Mod4|                                                                                                           ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 84 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;             |lpm_divide:Mod5|                                                                                                           ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                 ; lpm_divide                                      ; work         ;
;                |lpm_divide_lll:auto_generated|                                                                                          ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_lll                                  ; work         ;
;                   |sign_div_unsign_klh:divider|                                                                                         ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                       ; sign_div_unsign_klh                             ; work         ;
;                      |alt_u_div_ihe:divider|                                                                                            ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                 ; alt_u_div_ihe                                   ; work         ;
;          |player_1:player|                                                                                                              ; 1940 (96)           ; 11 (11)                   ; 58050       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player                                                                                                                                                                                                                                                                                                                       ; player_1                                        ; work         ;
;             |varun1_forward_palette:bubble_palette_3|                                                                                   ; 599 (599)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_palette:bubble_palette_3                                                                                                                                                                                                                                                                               ; varun1_forward_palette                          ; work         ;
;             |varun1_forward_rom:bubble_rom_3|                                                                                           ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3                                                                                                                                                                                                                                                                                       ; varun1_forward_rom                              ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                                      ; work         ;
;                   |altsyncram_a561:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated                                                                                                                                                                                                                                ; altsyncram_a561                                 ; work         ;
;             |varun1_palette:bubble_palette|                                                                                             ; 623 (623)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_palette:bubble_palette                                                                                                                                                                                                                                                                                         ; varun1_palette                                  ; work         ;
;             |varun1_right_palette:bubble_palette_2|                                                                                     ; 622 (622)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_palette:bubble_palette_2                                                                                                                                                                                                                                                                                 ; varun1_right_palette                            ; work         ;
;             |varun1_right_rom:bubble_rom_2|                                                                                             ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2                                                                                                                                                                                                                                                                                         ; varun1_right_rom                                ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                 ; altsyncram                                      ; work         ;
;                   |altsyncram_sn51:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated                                                                                                                                                                                                                                  ; altsyncram_sn51                                 ; work         ;
;             |varun1_rom:bubble_rom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom                                                                                                                                                                                                                                                                                                 ; varun1_rom                                      ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_2g41:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated                                                                                                                                                                                                                                          ; altsyncram_2g41                                 ; work         ;
;          |player_2:player2|                                                                                                             ; 1989 (115)          ; 11 (11)                   ; 58050       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2                                                                                                                                                                                                                                                                                                                      ; player_2                                        ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 30 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                    ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                    ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                               ; lpm_add_sub                                     ; work         ;
;                         |add_sub_7kg:auto_generated|                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                                                                                                                                                                                                                    ; add_sub_7kg                                     ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                               ; mpar_add                                        ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                          ; lpm_add_sub                                     ; work         ;
;                            |add_sub_5vg:auto_generated|                                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated                                                                                                                                                                                               ; add_sub_5vg                                     ; work         ;
;             |varun1_forward_palette:bubble_palette_3|                                                                                   ; 599 (599)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_palette:bubble_palette_3                                                                                                                                                                                                                                                                              ; varun1_forward_palette                          ; work         ;
;             |varun1_forward_rom:bubble_rom_3|                                                                                           ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3                                                                                                                                                                                                                                                                                      ; varun1_forward_rom                              ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                              ; altsyncram                                      ; work         ;
;                   |altsyncram_a561:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated                                                                                                                                                                                                                               ; altsyncram_a561                                 ; work         ;
;             |varun1_palette:bubble_palette|                                                                                             ; 623 (623)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_palette:bubble_palette                                                                                                                                                                                                                                                                                        ; varun1_palette                                  ; work         ;
;             |varun1_right_palette:bubble_palette_2|                                                                                     ; 622 (622)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_palette:bubble_palette_2                                                                                                                                                                                                                                                                                ; varun1_right_palette                            ; work         ;
;             |varun1_right_rom:bubble_rom_2|                                                                                             ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2                                                                                                                                                                                                                                                                                        ; varun1_right_rom                                ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                                      ; work         ;
;                   |altsyncram_sn51:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated                                                                                                                                                                                                                                 ; altsyncram_sn51                                 ; work         ;
;             |varun1_rom:bubble_rom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom                                                                                                                                                                                                                                                                                                ; varun1_rom                                      ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                        ; altsyncram                                      ; work         ;
;                   |altsyncram_2g41:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 19350       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated                                                                                                                                                                                                                                         ; altsyncram_2g41                                 ; work         ;
;          |powerup:powerup1|                                                                                                             ; 462 (38)            ; 0 (0)                     ; 5040        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1                                                                                                                                                                                                                                                                                                                      ; powerup                                         ; work         ;
;             |powerup_palette:powerup_palette|                                                                                           ; 424 (424)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_palette:powerup_palette                                                                                                                                                                                                                                                                                      ; powerup_palette                                 ; work         ;
;             |powerup_rom:powerup_rom|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 5040        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom                                                                                                                                                                                                                                                                                              ; powerup_rom                                     ; work         ;
;                |altsyncram:memory_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 5040        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_tp41:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5040        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0|altsyncram_tp41:auto_generated                                                                                                                                                                                                                                       ; altsyncram_tp41                                 ; work         ;
;          |vga_controller:our_vga|                                                                                                       ; 46 (46)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga                                                                                                                                                                                                                                                                                                                ; vga_controller                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                ;
; lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; lab7soc_onchip_memory2_0.hex        ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; ROM              ; 44280        ; 9            ; --           ; --           ; 398520 ; ./bottom_screen/bottom_screen.mif   ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0|altsyncram_0b41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 2800         ; 9            ; --           ; --           ; 25200  ; ./brick/brick.mif                   ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; ./bubble/bubble.mif                 ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; ROM              ; 544          ; 9            ; --           ; --           ; 4896   ; ./fire/fire.mif                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; ROM              ; 544          ; 9            ; --           ; --           ; 4896   ; ./fire/fire.mif                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; ROM              ; 544          ; 9            ; --           ; --           ; 4896   ; ./fire/fire.mif                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; ROM              ; 544          ; 9            ; --           ; --           ; 4896   ; ./fire/fire.mif                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1_forward/varun1_forward.mif ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1_right/varun1_right.mif     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1/varun1.mif                 ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1_forward/varun1_forward.mif ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1_right/varun1_right.mif     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; ROM              ; 2150         ; 9            ; --           ; --           ; 19350  ; ./varun1/varun1.mif                 ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0|altsyncram_tp41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; ROM              ; 560          ; 9            ; --           ; --           ; 5040   ; ./powerup/powerup.mif               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0                                                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:button                                                                                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_key:key                                                                                                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode2                                                                                                                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode3                                                                                                                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_keycode:keycode4                                                                                                                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_leds_pio:leds_pio                                                                                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                        ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux_010:cmd_mux_010                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                 ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_019                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_020                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_021                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                            ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                          ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                     ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                       ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                             ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo                                                                                                                         ; lab7soc.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator                                                                                                                    ; lab7soc.qsys    ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                           ; lab7soc.qsys    ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                               ; lab7soc.qsys    ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sdram:sdram                                                                                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sdram_pll:sdram_pll                                                                                                                                                                                                                              ; lab7soc.qsys    ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0                                                                                                                                                                                                                                      ; lab7soc.qsys    ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                        ; lab7soc.qsys    ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_timer_0:timer_0                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:usb_gpx                                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_Button:usb_irq                                                                                                                                                                                                                                   ; lab7soc.qsys    ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab7soc:u0|lab7soc_usb_rst:usb_rst                                                                                                                                                                                                                                  ; lab7soc.qsys    ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_next                                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_state                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_next    ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_state                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------+---------------------------+---------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+----------------------------+------------------------+----------------------+----------------------------+----------------------------+----------------------------+------------------------+------------------+
; Name                                 ; curr_state.level2lifelost ; curr_state.level1lifelost ; curr_state.play_level2hit134_2player ; curr_state.play_level2hit133_2player ; curr_state.play_level2hit132_2player ; curr_state.play_level2hit131_2player ; curr_state.play_level2hit4_2player ; curr_state.play_level2hit2_2player ; curr_state.play_level2hit13_2player ; curr_state.play_level2hit3_2player ; curr_state.play_level2hit1_2player ; curr_state.play_level2_2player ; curr_state.play_level1hit3_2player ; curr_state.play_level1hit2_2player ; curr_state.play_level1hit1_2player ; curr_state.play_level1_2player ; curr_state.play_level2hit134 ; curr_state.play_level2hit133 ; curr_state.play_level2hit132 ; curr_state.play_level2hit131 ; curr_state.play_level2hit4 ; curr_state.play_level2hit2 ; curr_state.play_level2hit13 ; curr_state.play_level2hit3 ; curr_state.play_level2hit1 ; curr_state.play_level2 ; curr_state.collision ; curr_state.play_level1hit3 ; curr_state.play_level1hit2 ; curr_state.play_level1hit1 ; curr_state.play_level1 ; curr_state.start ;
+--------------------------------------+---------------------------+---------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+----------------------------+------------------------+----------------------+----------------------------+----------------------------+----------------------------+------------------------+------------------+
; curr_state.start                     ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 0                ;
; curr_state.play_level1               ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 1                      ; 1                ;
; curr_state.play_level1hit1           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 1                          ; 0                      ; 1                ;
; curr_state.play_level1hit2           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 1                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level1hit3           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 1                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.collision                 ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 1                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2               ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 1                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit1           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 1                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit3           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 1                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit13          ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 1                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit2           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 1                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit4           ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 1                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit131         ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit132         ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 1                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit133         ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 1                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit134         ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 1                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level1_2player       ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 1                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level1hit1_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 1                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level1hit2_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 1                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level1hit3_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 1                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2_2player       ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 1                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit1_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 1                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit3_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 1                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit13_2player  ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 1                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit2_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 1                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit4_2player   ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 1                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit131_2player ; 0                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 1                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit132_2player ; 0                         ; 0                         ; 0                                    ; 0                                    ; 1                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit133_2player ; 0                         ; 0                         ; 0                                    ; 1                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.play_level2hit134_2player ; 0                         ; 0                         ; 1                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.level1lifelost            ; 0                         ; 1                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
; curr_state.level2lifelost            ; 1                         ; 0                         ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                                  ; 0                                   ; 0                                  ; 0                                  ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                          ; 0                      ; 0                    ; 0                          ; 0                          ; 0                          ; 0                      ; 1                ;
+--------------------------------------+---------------------------+---------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+----------------------------+------------------------+----------------------+----------------------------+----------------------------+----------------------------+------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,4..7,9,11,14..17,19,21,23..25,27,28,31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|av_readdata_pre[0..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:button|readdata[1..31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_Button:button|readdata[0]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cur_pos[0]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Player_X_lStep[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_lStep[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,3,8,10,12,13,18,20,22,26,29]                                                                                                                                                                       ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                          ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|half_clk                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|half_clk                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Y_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Y_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Y_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Y_Motion[2..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Y_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Motion[2..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Y_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Y_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Y_Step[1]                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Step[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Step[1]                                                                                                                                                                                                                                                         ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Y_Step[0]                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Y_Motion[2..8]                                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Y_Motion[9]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Motion[2..8]                                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Motion[9]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Y_Step[1]                                                                                                                                                                                                                                                         ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Step[0]                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Y_Motion[2..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Y_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Y_Motion[2..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Y_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                               ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Player_X_rStep[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_rStep[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[9]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[9]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[9]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[9]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[8]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[8]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[8]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[8]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[7]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[7]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[7]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[7]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[6]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[6]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[6]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[6]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[5]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[5]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[5]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[5]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Player_X_Pos[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|shot[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|BulletX[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                    ; Merged with lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|half_clk                                                                                                                                                                                                                                                       ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|half_vga_clk[0]                                                                                                                                                                                                                                                                       ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[3..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[3..8]                                                                                                                                                                                                                                                  ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[9]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Step[0]                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Step[0]                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Step[0]                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Step[0]                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Motion[0]                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~2                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~3                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~4                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~5                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~6                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|curr_state~7                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[9]                                                                                                                                                                                                                                                     ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[2]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[9]                                                                                                                                                                                                                                                     ; Merged with lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[2]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_Pos[0]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|shot[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|BulletX[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|half_vga_clk[4..20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1879                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[8],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[7],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[6],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[5],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[8],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[7],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[6],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[5],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[8],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[7],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[6],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[5],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[0]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[9]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[8],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[7],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[6],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[5],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_X_Motion[0]                                                                                                                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                     ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_Pos[0]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|shot[0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|BulletX[0]                                                                                                                                                                                                                                                     ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                         ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[30]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[29]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[28]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[27]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[26]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[25]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[24]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[23]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[22]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[21]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[20]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[19]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[18]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[17]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[16]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[15]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[14]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[13]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[12]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[11]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[10]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[9]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[8]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[7]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[6]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[5]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[4]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[3]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[2]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Lost Fanouts                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                  ;
; lab7soc:u0|lab7soc_Button:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[0]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Player_X_Pos[0]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|BulletX[0]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                            ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_Button:button|readdata[1]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                             ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                   ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                          ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; Stuck at GND                   ; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2966  ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 396   ;
; Number of registers using Asynchronous Clear ; 1960  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1702  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                          ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 802     ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                              ; 6       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                              ; 11      ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                               ; 26      ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 6       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                       ; 7       ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 472     ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 36      ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 7       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                              ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; lab7soc:u0|lab7soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                          ; 2       ;
; lab7soc:u0|lab7soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 8       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; lab7soc:u0|lab7soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                  ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; lab7soc:u0|lab7soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                    ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                               ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|lab7soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                                ; 2       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 87                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                              ; Megafunction                                                                                                                    ; Type ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|q[0..5]              ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|memory_rtl_0              ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|q[0..8]                 ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|memory_rtl_0                 ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|q[0..8] ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|memory_rtl_0 ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|q[0..8]               ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|memory_rtl_0               ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|q[0..8]              ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|memory_rtl_0              ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|q[0..8]              ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|memory_rtl_0              ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|q[0..8]              ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|memory_rtl_0              ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|q[0..8]              ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|memory_rtl_0              ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|q[0..8]      ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|memory_rtl_0      ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|q[0..8]                ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|memory_rtl_0                ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|q[0..8]        ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|memory_rtl_0        ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|q[0..8]       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|memory_rtl_0       ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|q[0..8]                 ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|memory_rtl_0                 ; RAM  ;
; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|q[0..8]         ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|memory_rtl_0         ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Y_Pos[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|lives[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Pos[2]                                                                                                                                                                                                                                                    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Y_Step[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Pos[1]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|cur_pos[4]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|level[4]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Player_X_Pos[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score_hundreds[9]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score_tens[9]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score2_hundreds[4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score2_tens[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score2[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|shift_reg[5]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|BulletX[7]                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|BulletX[5]                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[13]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_Pos[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|Player_X_Pos[7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet|BulletY[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet|BulletY[1]                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_X_Motion[9]                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_X_Motion[9]                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|active_addr[8]                                                                                                                                                                                                                                                                                                  ;
; 33:1               ; 3 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|red[0]                                                                                                                                                                                                                                                                            ;
; 33:1               ; 3 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|green[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port|Ball_Size[3]                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2|Ball_Size[3]                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3|Ball_Size[1]                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4|Ball_Size[3]                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|tempy[6]                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc|next_state                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|ball_on                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|ball_on                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|ball_on                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|ball_on                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Add7                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Add4                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Add10                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|E_logic_result[1]                                                                                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|rom_address2[3]                                                                                                                                                                                                                                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|src_channel[6]                                                                                                                                                                                                                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram:sdram         ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------+
; Assignment     ; Value ; From ; To                            ;
+----------------+-------+------+-------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                    ;
+----------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux_019 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_vi41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0|altsyncram_0b41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0|altsyncram_e361:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0|altsyncram_7341:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0|altsyncram_tp41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0|altsyncram_a561:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0|altsyncram_2g41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0|altsyncram_sn51:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                    ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port ;
+-----------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                      ;
+-----------------+------------+-------------------------------------------------------------------------------------------+
; Ball_X_Center   ; 0101000000 ; Unsigned Binary                                                                           ;
; Ball_Y_Center   ; 0010110100 ; Unsigned Binary                                                                           ;
; Ball_x_min_wall ; 0010101010 ; Unsigned Binary                                                                           ;
; Ball_x_min      ; 0000110010 ; Unsigned Binary                                                                           ;
; Ball_x_max      ; 1001001110 ; Unsigned Binary                                                                           ;
; Ball_Y_Min      ; 0011111010 ; Unsigned Binary                                                                           ;
; Ball_Y_Max      ; 0110001110 ; Unsigned Binary                                                                           ;
+-----------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2 ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                        ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Ball_X_Center   ; 0101000000 ; Unsigned Binary                                                                             ;
; Ball_Y_Center   ; 0010110100 ; Unsigned Binary                                                                             ;
; Ball_x_min_wall ; 0010101010 ; Unsigned Binary                                                                             ;
; Ball_x_min      ; 0000110010 ; Unsigned Binary                                                                             ;
; Ball_x_max      ; 1001001110 ; Unsigned Binary                                                                             ;
; Ball_Y_Min      ; 0011111010 ; Unsigned Binary                                                                             ;
; Ball_Y_Max      ; 0110001110 ; Unsigned Binary                                                                             ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3 ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                        ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Ball_X_Center   ; 0101000000 ; Unsigned Binary                                                                             ;
; Ball_Y_Center   ; 0010110100 ; Unsigned Binary                                                                             ;
; Ball_x_min_wall ; 0010101010 ; Unsigned Binary                                                                             ;
; Ball_x_min      ; 0000110010 ; Unsigned Binary                                                                             ;
; Ball_x_max      ; 1001001110 ; Unsigned Binary                                                                             ;
; Ball_Y_Min      ; 0011111010 ; Unsigned Binary                                                                             ;
; Ball_Y_Max      ; 0110001110 ; Unsigned Binary                                                                             ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4 ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                        ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
; Ball_X_Center   ; 0101000000 ; Unsigned Binary                                                                             ;
; Ball_Y_Center   ; 0010110100 ; Unsigned Binary                                                                             ;
; Ball_x_min_wall ; 0010101010 ; Unsigned Binary                                                                             ;
; Ball_x_min      ; 0000110010 ; Unsigned Binary                                                                             ;
; Ball_x_max      ; 1001001110 ; Unsigned Binary                                                                             ;
; Ball_Y_Min      ; 0011111010 ; Unsigned Binary                                                                             ;
; Ball_Y_Max      ; 0110001110 ; Unsigned Binary                                                                             ;
+-----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player ;
+-------------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                                     ;
+-------------------+------------+------------------------------------------------------------------------------------------+
; Player_X_Center   ; 0101000000 ; Unsigned Binary                                                                          ;
; Player_X_Min      ; 0000001010 ; Unsigned Binary                                                                          ;
; Player_X_Min_wall ; 0010000010 ; Unsigned Binary                                                                          ;
; Player_X_Max      ; 1001001110 ; Unsigned Binary                                                                          ;
; player_x_size     ; 0000101011 ; Unsigned Binary                                                                          ;
; player_y_size     ; 0000110010 ; Unsigned Binary                                                                          ;
+-------------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2 ;
+-------------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                                      ;
+-------------------+------------+-------------------------------------------------------------------------------------------+
; Player_X_Center   ; 0101111100 ; Unsigned Binary                                                                           ;
; Player_X_Min      ; 0000001010 ; Unsigned Binary                                                                           ;
; Player_X_Min_wall ; 0010000010 ; Unsigned Binary                                                                           ;
; Player_X_Max      ; 1001001110 ; Unsigned Binary                                                                           ;
; player_x_size     ; 0000101011 ; Unsigned Binary                                                                           ;
; player_y_size     ; 0000110010 ; Unsigned Binary                                                                           ;
+-------------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom ;
+----------------+----------------------------------------------------------------------------------+---------------------------------------------+
; Parameter Name ; Value                                                                            ; Type                                        ;
+----------------+----------------------------------------------------------------------------------+---------------------------------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer                              ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer                              ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record                                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                                             ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                                             ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                                             ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                                             ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                                             ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                                             ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                                             ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                                             ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                                             ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                                             ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                                             ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                                             ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                             ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                                             ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                                             ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                                             ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                                             ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                                             ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                                             ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                             ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                                             ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                                             ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                                             ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                                             ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                             ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                                             ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                                             ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                                             ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                             ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                                             ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                                             ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                                             ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                                             ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                                             ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                                             ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                                             ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                                             ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                                             ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                                             ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                                             ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                                             ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                             ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                                             ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                                             ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                                             ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                                             ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                                             ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                                             ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                                             ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                                             ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                                             ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                                             ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                                             ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                                             ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                                             ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                                             ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                                             ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                                             ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                                             ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                                             ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                                             ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                                             ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                                             ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                                             ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                             ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                                             ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                                             ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                                             ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                                             ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                                             ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                                             ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                                             ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                                             ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                                             ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                                             ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                                             ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                                             ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                                             ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                                             ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                                             ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                                             ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                                             ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                                             ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                                             ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                                             ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                                             ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                                             ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                                             ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                                             ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                                             ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                                             ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                                             ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                                             ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                                             ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                             ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                                             ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                                             ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                                             ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                                             ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                                             ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                             ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                                             ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                                             ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                                             ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                                             ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                                             ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                                             ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                                             ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                                             ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                                             ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                                             ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                             ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                                             ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                                             ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                                             ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                                             ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                                             ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                                             ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                                             ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                                             ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                                             ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                                             ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                                             ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                                             ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                             ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                                             ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                             ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                             ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                             ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                                             ;
;                ; 00000,00000000,00000000,00000000)                                                ;                                             ;
+----------------+----------------------------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom2 ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
; Parameter Name ; Value                                                                            ; Type                                         ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer                               ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer                               ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record                                 ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                                              ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                                              ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                                              ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                                              ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                                              ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                                              ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                                              ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                                              ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                                              ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                                              ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                                              ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                                              ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                              ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                                              ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                                              ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                                              ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                                              ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                                              ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                                              ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                                              ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                                              ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                                              ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                                              ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                                              ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                              ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                                              ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                                              ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                                              ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                                              ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                                              ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                                              ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                                              ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                                              ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                                              ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                              ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                                              ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                                              ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                                              ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                                              ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                                              ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                                              ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                                              ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                                              ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                                              ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                                              ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                                              ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                                              ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                                              ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                                              ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                                              ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                                              ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                              ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                                              ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                                              ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                                              ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                                              ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                                              ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                                              ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                                              ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                                              ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                                              ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                                              ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                                              ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                                              ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                                              ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                                              ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                                              ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                                              ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                                              ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                                              ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                                              ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                                              ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                                              ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                                              ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                                              ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                                              ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                                              ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                                              ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                                              ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                                              ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                                              ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                              ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                                              ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                                              ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                                              ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                                              ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                                              ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                                              ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                                              ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                                              ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                              ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                                              ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                                              ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                                              ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                                              ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                                              ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                                              ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                                              ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                                              ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                                              ;
;                ; 00000,00000000,00000000,00000000)                                                ;                                              ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom3 ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
; Parameter Name ; Value                                                                            ; Type                                         ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer                               ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer                               ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record                                 ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                                              ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                                              ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                                              ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                                              ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                                              ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                                              ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                                              ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                                              ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                                              ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                                              ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                                              ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                                              ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                              ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                                              ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                                              ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                                              ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                                              ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                                              ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                                              ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                                              ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                                              ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                                              ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                                              ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                                              ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                              ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                                              ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                                              ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                                              ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                                              ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                                              ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                                              ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                                              ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                                              ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                                              ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                                              ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                                              ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                                              ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                                              ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                                              ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                                              ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                                              ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                                              ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                                              ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                                              ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                                              ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                                              ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                                              ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                                              ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                                              ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                                              ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                                              ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                                              ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                                              ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                                              ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                                              ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                                              ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                                              ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                                              ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                                              ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                                              ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                                              ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                                              ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                                              ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                                              ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                                              ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                                              ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                                              ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                                              ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                                              ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                                              ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                                              ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                                              ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                                              ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                                              ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                                              ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                                              ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                                              ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                                              ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                                              ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                                              ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                                              ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                                              ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                              ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                                              ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                                              ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                                              ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                                              ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                                              ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                                              ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                                              ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                                              ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                                              ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                                              ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                                              ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                                              ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                                              ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                                              ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                                              ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                                              ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                                              ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                                              ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                                              ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                                              ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                                              ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                                              ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                                              ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                                              ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                                              ;
;                ; 00000,00000000,00000000,00000000)                                                ;                                              ;
+----------------+----------------------------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                              ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
; Bullet_Y_Min    ; 0000000000 ; Unsigned Binary                                                                                   ;
; bullet_y_motion ; 0000000101 ; Unsigned Binary                                                                                   ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                                                              ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
; Bullet_Y_Min    ; 0000000000 ; Unsigned Binary                                                                                   ;
; bullet_y_motion ; 0000000101 ; Unsigned Binary                                                                                   ;
+-----------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; lab7soc_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 2                            ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4                            ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; lab7soc_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 4                            ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_i2g1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_003|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_004|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_005|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_006|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_008|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_009|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_010|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_011|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_013|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_014|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_015|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_016|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_017|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_018|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_019|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_020|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_021|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 20    ; Signed Integer                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                     ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                     ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 20    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 20     ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 20    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 20    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 20    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                            ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 17                   ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 76800                ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; ./bubble/bubble.mif  ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vi41      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                         ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 2800                 ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; ./brick/brick.mif    ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0b41      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                               ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                                                                            ;
; WIDTH_A                            ; 9                                 ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 16                                ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 44280                             ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                                 ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                            ;
; INIT_FILE                          ; ./bottom_screen/bottom_screen.mif ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10                            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_e361                   ; Untyped                                                                                                            ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                           ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 544                  ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; ./fire/fire.mif      ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_7341      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                            ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 544                  ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; ./fire/fire.mif      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7341      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                            ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 544                  ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; ./fire/fire.mif      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7341      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                            ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 544                  ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; ./fire/fire.mif      ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7341      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                              ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                                                           ;
; WIDTH_A                            ; 9                     ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 10                    ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 560                   ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                                           ;
; WIDTH_B                            ; 1                     ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                                           ;
; INIT_FILE                          ; ./powerup/powerup.mif ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_tp41       ; Untyped                                                                                                           ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0 ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                        ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                                                     ;
; WIDTH_A                            ; 9                                   ; Untyped                                                                                                     ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                                                     ;
; NUMWORDS_A                         ; 2150                                ; Untyped                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                     ;
; INIT_FILE                          ; ./varun1_forward/varun1_forward.mif ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; MAX 10                              ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_a561                     ; Untyped                                                                                                     ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                          ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                          ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                          ;
; NUMWORDS_A                         ; 2150                 ; Untyped                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; ./varun1/varun1.mif  ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2g41      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                          ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                                                                       ;
; WIDTH_A                            ; 9                               ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2150                            ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                       ;
; WIDTH_B                            ; 1                               ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                       ;
; INIT_FILE                          ; ./varun1_right/varun1_right.mif ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_sn51                 ; Untyped                                                                                                       ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0 ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                       ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                                                                    ;
; WIDTH_A                            ; 9                                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 2150                                ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                    ;
; INIT_FILE                          ; ./varun1_forward/varun1_forward.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10                              ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a561                     ; Untyped                                                                                                    ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                         ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 2150                 ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; ./varun1/varun1.mif  ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2g41      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                                                                      ;
; WIDTH_A                            ; 9                               ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 12                              ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2150                            ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                      ;
; INIT_FILE                          ; ./varun1_right/varun1_right.mif ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_sn51                 ; Untyped                                                                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 10       ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 10       ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 26       ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 26       ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0 ;
+------------------------------------------------+---------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value   ; Type                                                                               ;
+------------------------------------------------+---------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 11      ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 7       ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 18      ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 18      ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1       ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0       ; Untyped                                                                            ;
; LATENCY                                        ; 0       ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                                                                            ;
; USE_EAB                                        ; OFF     ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                                                                            ;
+------------------------------------------------+---------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 6        ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 12       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 12       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult2 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 5        ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 5        ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 10       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 10       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult2 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult2 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult3 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 12       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_oks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult1 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult2 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 11       ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 22       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                     ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTHA                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHB                                     ; 5        ; Untyped                                                                                  ;
; LPM_WIDTHP                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHR                                     ; 10       ; Untyped                                                                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                  ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                  ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2800                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 44280                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 544                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|altsyncram:memory_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 544                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|altsyncram:memory_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 544                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|altsyncram:memory_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 544                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 560                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2150                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                              ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                               ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 19                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2       ;
;     -- LPM_WIDTHA                     ; 10                                                                                                  ;
;     -- LPM_WIDTHB                     ; 6                                                                                                   ;
;     -- LPM_WIDTHP                     ; 16                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3       ;
;     -- LPM_WIDTHA                     ; 16                                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                                  ;
;     -- LPM_WIDTHP                     ; 26                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 6                                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 5                                                                                                   ;
;     -- LPM_WIDTHB                     ; 5                                                                                                   ;
;     -- LPM_WIDTHP                     ; 10                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                                                                                   ;
;     -- LPM_WIDTHB                     ; 5                                                                                                   ;
;     -- LPM_WIDTHP                     ; 10                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                                                                                   ;
;     -- LPM_WIDTHB                     ; 5                                                                                                   ;
;     -- LPM_WIDTHP                     ; 10                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 6                                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                                                                                                  ;
;     -- LPM_WIDTHB                     ; 11                                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
; Entity Instance                       ; lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                                                                                   ;
;     -- LPM_WIDTHB                     ; 5                                                                                                   ;
;     -- LPM_WIDTHP                     ; 10                                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[39..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode4_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode4_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_spi_0:spi_0"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                ;
+----------+-------+----------+------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                           ;
+----------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------+
; Port               ; Type   ; Severity ; Details                   ;
+--------------------+--------+----------+---------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected    ;
; scandataout        ; Output ; Info     ; Explicitly unconnected    ;
; c2                 ; Output ; Info     ; Explicitly unconnected    ;
; c3                 ; Output ; Info     ; Explicitly unconnected    ;
; c4                 ; Output ; Info     ; Explicitly unconnected    ;
; areset             ; Input  ; Info     ; Stuck at GND              ;
; locked             ; Output ; Info     ; Explicitly unconnected    ;
; phasedone          ; Output ; Info     ; Explicitly unconnected    ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND              ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND              ;
; phasestep          ; Input  ; Info     ; Stuck at GND              ;
; scanclk            ; Input  ; Info     ; Stuck at GND              ;
; scanclkena         ; Input  ; Info     ; Stuck at GND              ;
; scandata           ; Input  ; Info     ; Stuck at GND              ;
; configupdate       ; Input  ; Info     ; Stuck at GND              ;
+--------------------+--------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_2_bullet"                                                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shoot       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shoot[4..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; shoot[9..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; shoot[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; shoot[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; shoot[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BulletX     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BulletY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BulletS     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; player      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; player[1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; player[0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet"                                                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shoot       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shoot[3..2] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; shoot[9..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; shoot[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; shoot[5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; shoot[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BulletX     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BulletY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BulletS     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; player      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; player[1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; player[0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; inplay      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; inplay[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom"                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc"                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ball_5_inplay ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ball_6_inplay ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_size_5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_size_6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2"                                                                                                            ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; right       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; left        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[9..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4"      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_4"                                                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ball_x_motion1 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BallXMotion    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BallYMotion    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3"      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_3"                                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ballxpos1            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ballxpos1[8..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballxpos1[2..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballxpos1[9]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballxpos1[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballypos1            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ballypos1[7..4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballypos1[9..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballypos1[3..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ball_x_motion1       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ball_x_motion1[9..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ball_y_motion1       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2"      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port_2"                                                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ball_x_motion1 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BallXMotion    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; BallYMotion    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port"        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port"                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ballxpos1            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ballxpos1[8..7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballxpos1[6..5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballxpos1[3..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballxpos1[9]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballxpos1[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballypos1            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ballypos1[7..4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ballypos1[9..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ballypos1[3..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ball_x_motion1       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ball_x_motion1[9..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Ball_x_motion1[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Ball_y_motion1       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga" ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7soc:u0"                                                                                                                                                                        ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                 ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                                                                 ;
; button_export                     ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 2881                        ;
;     CLR               ; 816                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 458                         ;
;     ENA CLR           ; 872                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 79                          ;
;     ENA SLD           ; 134                         ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 32                          ;
;     plain             ; 248                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 16577                       ;
;     arith             ; 1428                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 588                         ;
;         3 data inputs ; 839                         ;
;     normal            ; 15149                       ;
;         0 data inputs ; 69                          ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 878                         ;
;         3 data inputs ; 1551                        ;
;         4 data inputs ; 12497                       ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 366                         ;
;                       ;                             ;
; Max LUT depth         ; 38.10                       ;
; Average LUT depth     ; 11.87                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 05 10:50:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fire/fire_rom.sv
    Info (12023): Found entity 1: fire_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fire/fire_palette.sv
    Info (12023): Found entity 1: fire_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fire/fire_example.sv
    Info (12023): Found entity 1: fire_example File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file powerup/powerup_rom.sv
    Info (12023): Found entity 1: powerup_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file powerup/powerup_palette.sv
    Info (12023): Found entity 1: powerup_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file brick/brick_rom.sv
    Info (12023): Found entity 1: brick_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file brick/brick_palette.sv
    Info (12023): Found entity 1: brick_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bottom_screen/bottom_screen_rom.sv
    Info (12023): Found entity 1: bottom_screen_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bottom_screen/bottom_screen_palette.sv
    Info (12023): Found entity 1: bottom_screen_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1_right/varun1_right_rom.sv
    Info (12023): Found entity 1: varun1_right_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1_right/varun1_right_palette.sv
    Info (12023): Found entity 1: varun1_right_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1_forward/varun1_forward_rom.sv
    Info (12023): Found entity 1: varun1_forward_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1_forward/varun1_forward_palette.sv
    Info (12023): Found entity 1: varun1_forward_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1/varun1_rom.sv
    Info (12023): Found entity 1: varun1_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varun1/varun1_palette.sv
    Info (12023): Found entity 1: varun1_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file go/go_rom.sv
    Info (12023): Found entity 1: go_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file go/go_palette.sv
    Info (12023): Found entity 1: go_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file go/go_example.sv
    Info (12023): Found entity 1: go_example File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/control.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file ball.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 29
    Info (12023): Found entity 2: ball File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file bubble/bubble_rom.sv
    Info (12023): Found entity 1: bubble_rom File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bubble/bubble_palette.sv
    Info (12023): Found entity 1: bubble_palette File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bubble/bubble_example.sv
    Info (12023): Found entity 1: bubble_example File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/VGA_controller.sv Line: 25
Info (15248): File "C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/font_rom.sv" is a duplicate of already analyzed file "C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/font_rom.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file lab 7 alt_material/font_rom.sv
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/vga_text_avl_interface.sv Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at lab7.sv(172): ignored dangling comma in List of Port Connections File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/lab7.sv
    Info (12023): Found entity 1: lab7 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/lab7soc.v
    Info (12023): Found entity 1: lab7soc File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv
    Info (12023): Found entity 1: lab7soc_irq_mapper File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_mux File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_demux_010 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_rsp_demux File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_mux_010 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_mux File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_cmd_demux File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_012_default_decode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_012 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_007_default_decode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_007 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_002_default_decode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_002 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_001_default_decode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router_001 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab7soc_mm_interconnect_0_router_default_decode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab7soc_mm_interconnect_0_router File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_rst.v
    Info (12023): Found entity 1: lab7soc_usb_rst File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_timer_0.v
    Info (12023): Found entity 1: lab7soc_timer_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab7soc_sysid_qsys_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_spi_0.v
    Info (12023): Found entity 1: lab7soc_spi_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram_pll.v
    Info (12023): Found entity 1: lab7soc_sdram_pll_dffpipe_l2c File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab7soc_sdram_pll_stdsync_sv6 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab7soc_sdram_pll_altpll_vg92 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab7soc_sdram_pll File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram.v
    Info (12023): Found entity 1: lab7soc_sdram_input_efifo_module File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab7soc_sdram File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab7soc_onchip_memory2_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab7soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab7soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab7soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab7soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab7soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab7soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab7soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab7soc_nios2_gen2_0_cpu File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab7soc_nios2_gen2_0_cpu_test_bench File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_leds_pio.v
    Info (12023): Found entity 1: lab7soc_leds_pio File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_keycode.v
    Info (12023): Found entity 1: lab7soc_keycode File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_key.v
    Info (12023): Found entity 1: lab7soc_key File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab7soc_jtag_uart_0_sim_scfifo_w File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab7soc_jtag_uart_0_scfifo_w File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab7soc_jtag_uart_0_sim_scfifo_r File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab7soc_jtag_uart_0_scfifo_r File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab7soc_jtag_uart_0 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab7soc_hex_digits_pio File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_button.v
    Info (12023): Found entity 1: lab7soc_Button File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_Button.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/HexDriver.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file testbench.sv
Info (12021): Found 1 design units, including 1 entities, in source file ram7.v
    Info (12023): Found entity 1: ram7 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ram7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file player1.sv
    Info (12023): Found entity 1: player_1 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file bullet.sv
    Info (12023): Found entity 1: bullet File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 1
    Info (12023): Found entity 2: powerup File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file background.sv
    Info (12023): Found entity 1: background File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file level and score.sv
    Info (12023): Found entity 1: levelscore File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player2.sv
    Info (12023): Found entity 1: player_2 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(108): created implicit net for "Reset_h" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/vga_text_avl_interface.sv Line: 108
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(127): created implicit net for "lives_on" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/vga_text_avl_interface.sv Line: 127
Warning (10236): Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for "Reset_h" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 112
Warning (10236): Verilog HDL Implicit Net warning at player1.sv(157): created implicit net for "Dist2X" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 157
Warning (10236): Verilog HDL Implicit Net warning at player1.sv(158): created implicit net for "Dist2Y" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 158
Warning (10236): Verilog HDL Implicit Net warning at player2.sv(153): created implicit net for "Dist2X" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 153
Warning (10236): Verilog HDL Implicit Net warning at player2.sv(154): created implicit net for "Dist2Y" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 154
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(108): created implicit net for "Reset_h" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 108
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(127): created implicit net for "lives_on" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 127
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab7soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab7soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab7" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab7.sv(112): object "Reset_h" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 112
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 95
Info (12128): Elaborating entity "lab7soc" for hierarchy "lab7soc:u0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 172
Info (12128): Elaborating entity "lab7soc_Button" for hierarchy "lab7soc:u0|lab7soc_Button:button" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 173
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 194
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(189): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 189
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(194): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 194
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(196): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 196
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(198): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 198
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(203): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 203
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(205): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 205
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(206): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 206
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(230): truncated value with size 32 to match size of target (12) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 230
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(338): truncated value with size 32 to match size of target (21) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 338
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(342): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 342
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(344): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 344
Warning (10034): Output port "AVL_READDATA" at vga_text_avl_interface.sv(44) has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 44
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:our_vga" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 73
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "bubble_example" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 84
Warning (10230): Verilog HDL assignment warning at bubble_example.sv(12): truncated value with size 32 to match size of target (17) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv Line: 12
Info (12128): Elaborating entity "bubble_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv Line: 27
Warning (10858): Verilog HDL warning at bubble_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_rom.sv Line: 7
Info (12128): Elaborating entity "bubble_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_palette:bubble_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv Line: 34
Info (12128): Elaborating entity "ball" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|ball:ball_port" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 108
Warning (10230): Verilog HDL assignment warning at ball.sv(155): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 155
Info (12128): Elaborating entity "color_mapper" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 109
Info (12128): Elaborating entity "player_1" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 120
Warning (10036): Verilog HDL or VHDL warning at player1.sv(157): object "Dist2X" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 157
Warning (10036): Verilog HDL or VHDL warning at player1.sv(158): object "Dist2Y" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 158
Warning (10230): Verilog HDL assignment warning at player1.sv(42): truncated value with size 32 to match size of target (12) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 42
Warning (10230): Verilog HDL assignment warning at player1.sv(157): truncated value with size 10 to match size of target (1) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 157
Warning (10230): Verilog HDL assignment warning at player1.sv(158): truncated value with size 10 to match size of target (1) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 158
Info (12128): Elaborating entity "varun1_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 48
Warning (10858): Verilog HDL warning at varun1_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_rom.sv Line: 7
Info (12128): Elaborating entity "varun1_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_palette:bubble_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 55
Info (12128): Elaborating entity "varun1_forward_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 61
Warning (10858): Verilog HDL warning at varun1_forward_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_rom.sv Line: 7
Info (12128): Elaborating entity "varun1_forward_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_palette:bubble_palette_3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 68
Info (12128): Elaborating entity "varun1_right_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 74
Warning (10858): Verilog HDL warning at varun1_right_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_rom.sv Line: 7
Info (12128): Elaborating entity "varun1_right_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_palette:bubble_palette_2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv Line: 81
Info (12128): Elaborating entity "player_2" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at player2.sv(153): object "Dist2X" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 153
Warning (10036): Verilog HDL or VHDL warning at player2.sv(154): object "Dist2Y" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 154
Warning (10230): Verilog HDL assignment warning at player2.sv(44): truncated value with size 32 to match size of target (12) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 44
Warning (10230): Verilog HDL assignment warning at player2.sv(153): truncated value with size 10 to match size of target (1) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 153
Warning (10230): Verilog HDL assignment warning at player2.sv(154): truncated value with size 10 to match size of target (1) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 154
Warning (10230): Verilog HDL assignment warning at player2.sv(165): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 165
Warning (10230): Verilog HDL assignment warning at player2.sv(172): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 172
Warning (10230): Verilog HDL assignment warning at player2.sv(179): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 179
Warning (10230): Verilog HDL assignment warning at player2.sv(186): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 186
Warning (10230): Verilog HDL assignment warning at player2.sv(193): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 193
Warning (10230): Verilog HDL assignment warning at player2.sv(200): truncated value with size 32 to match size of target (4) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 200
Info (12128): Elaborating entity "control" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|control:abc" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 123
Warning (10230): Verilog HDL assignment warning at control.sv(31): truncated value with size 32 to match size of target (3) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/control.sv Line: 31
Info (12128): Elaborating entity "powerup" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 125
Warning (10230): Verilog HDL assignment warning at bullet.sv(124): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 124
Info (12128): Elaborating entity "powerup_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 137
Warning (10858): Verilog HDL warning at powerup_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_rom.sv Line: 7
Info (12128): Elaborating entity "powerup_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_palette:powerup_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 144
Info (12128): Elaborating entity "fire_example" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 127
Warning (10230): Verilog HDL assignment warning at fire_example.sv(25): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 25
Warning (10230): Verilog HDL assignment warning at fire_example.sv(26): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 26
Warning (10230): Verilog HDL assignment warning at fire_example.sv(27): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 27
Warning (10230): Verilog HDL assignment warning at fire_example.sv(28): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 28
Info (12128): Elaborating entity "fire_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 75
Warning (10858): Verilog HDL warning at fire_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_rom.sv Line: 7
Info (12128): Elaborating entity "fire_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_palette:fire_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv Line: 82
Info (12128): Elaborating entity "background" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 140
Warning (10230): Verilog HDL assignment warning at background.sv(24): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 24
Warning (10230): Verilog HDL assignment warning at background.sv(36): truncated value with size 32 to match size of target (16) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 36
Warning (10230): Verilog HDL assignment warning at background.sv(40): truncated value with size 32 to match size of target (16) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 40
Warning (10230): Verilog HDL assignment warning at background.sv(44): truncated value with size 32 to match size of target (16) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 44
Warning (10230): Verilog HDL assignment warning at background.sv(48): truncated value with size 32 to match size of target (16) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 48
Info (12128): Elaborating entity "bottom_screen_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 84
Warning (10858): Verilog HDL warning at bottom_screen_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_rom.sv Line: 7
Info (12128): Elaborating entity "bottom_screen_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_palette:bottom_screen_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 91
Info (12128): Elaborating entity "brick_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 98
Warning (10858): Verilog HDL warning at brick_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_rom.sv Line: 7
Info (12128): Elaborating entity "brick_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_palette:brick_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 105
Info (12128): Elaborating entity "go_example" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 148
Warning (10230): Verilog HDL assignment warning at go_example.sv(20): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv Line: 20
Info (12128): Elaborating entity "go_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over|go_rom:go_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv Line: 32
Warning (10858): Verilog HDL warning at go_rom.sv(7): object memory used but never assigned File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_rom.sv Line: 7
Info (12128): Elaborating entity "go_palette" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|go_example:game_over|go_palette:go_palette" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv Line: 39
Info (12128): Elaborating entity "levelscore" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 164
Warning (10036): Verilog HDL or VHDL warning at Level and score.sv(11): object "negedge_vga_clk" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 11
Warning (10230): Verilog HDL assignment warning at Level and score.sv(19): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 19
Warning (10230): Verilog HDL assignment warning at Level and score.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Level and score.sv(25): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 25
Warning (10230): Verilog HDL assignment warning at Level and score.sv(27): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Level and score.sv(33): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 33
Warning (10230): Verilog HDL assignment warning at Level and score.sv(35): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 35
Warning (10230): Verilog HDL assignment warning at Level and score.sv(37): truncated value with size 32 to match size of target (11) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 37
Info (12128): Elaborating entity "font_rom" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|font_rom:go_rom" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 160
Info (12128): Elaborating entity "bullet" for hierarchy "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet:player_1_bullet" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 166
Warning (10230): Verilog HDL assignment warning at bullet.sv(27): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 27
Warning (10230): Verilog HDL assignment warning at bullet.sv(28): truncated value with size 32 to match size of target (10) File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 28
Warning (10034): Output port "BulletS" at bullet.sv(11) has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv Line: 11
Info (12128): Elaborating entity "lab7soc_hex_digits_pio" for hierarchy "lab7soc:u0|lab7soc_hex_digits_pio:hex_digits_pio" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 205
Info (12128): Elaborating entity "lab7soc_jtag_uart_0" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 218
Info (12128): Elaborating entity "lab7soc_jtag_uart_0_scfifo_w" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab7soc_jtag_uart_0_scfifo_r" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7soc:u0|lab7soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7soc_key" for hierarchy "lab7soc:u0|lab7soc_key:key" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 226
Info (12128): Elaborating entity "lab7soc_keycode" for hierarchy "lab7soc:u0|lab7soc_keycode:keycode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 237
Info (12128): Elaborating entity "lab7soc_leds_pio" for hierarchy "lab7soc:u0|lab7soc_leds_pio:leds_pio" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 281
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 310
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab7soc:u0|lab7soc_nios2_gen2_0:nios2_gen2_0|lab7soc_nios2_gen2_0_cpu:cpu|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab7soc_onchip_memory2_0" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 324
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab7soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf
    Info (12023): Found entity 1: altsyncram_i2g1 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_i2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i2g1" for hierarchy "lab7soc:u0|lab7soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab7soc_sdram" for hierarchy "lab7soc:u0|lab7soc_sdram:sdram" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 347
Info (12128): Elaborating entity "lab7soc_sdram_input_efifo_module" for hierarchy "lab7soc:u0|lab7soc_sdram:sdram|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab7soc_sdram_pll" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 374
Info (12128): Elaborating entity "lab7soc_sdram_pll_stdsync_sv6" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab7soc_sdram_pll_dffpipe_l2c" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_stdsync_sv6:stdsync2|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab7soc_sdram_pll_altpll_vg92" for hierarchy "lab7soc:u0|lab7soc_sdram_pll:sdram_pll|lab7soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab7soc_spi_0" for hierarchy "lab7soc:u0|lab7soc_spi_0:spi_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 390
Info (12128): Elaborating entity "lab7soc_sysid_qsys_0" for hierarchy "lab7soc:u0|lab7soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 397
Info (12128): Elaborating entity "lab7soc_timer_0" for hierarchy "lab7soc:u0|lab7soc_timer_0:timer_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 408
Info (12128): Elaborating entity "lab7soc_usb_rst" for hierarchy "lab7soc:u0|lab7soc_usb_rst:usb_rst" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 435
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 554
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1656
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1716
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1780
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1844
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1908
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 1972
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2036
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2164
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2228
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2740
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 2996
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3077
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3158
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3242
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3283
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3867
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3908
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 3949
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5715
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router:router|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 203
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5731
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_001:router_001|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 202
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_002" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5747
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_002:router_002|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_007" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5827
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_007_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_007:router_007|lab7soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_012" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 5907
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_router_012_default_decode" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_router_012:router_012|lab7soc_mm_interconnect_0_router_012_default_decode:the_default_decode" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6101
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_demux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6232
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6357
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_mux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6380
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_cmd_mux_010" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_cmd_mux_010:cmd_mux_010" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6604
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_demux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 6834
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_demux_010" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_demux_010:rsp_demux_010" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7058
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_mux" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7396
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv Line: 598
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7521
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv Line: 582
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7587
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7653
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7687
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7818
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v Line: 7963
Info (12128): Elaborating entity "lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|lab7soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "lab7soc_irq_mapper" for hierarchy "lab7soc:u0|lab7soc_irq_mapper:irq_mapper" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 563
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 626
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 689
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab7soc:u0|altera_reset_controller:rst_controller_002" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v Line: 752
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Reset_h" is missing source, defaulting to GND File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 108
    Warning (12110): Net "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_hit_5" is missing source, defaulting to GND File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 103
    Warning (12110): Net "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet_hit_6" is missing source, defaulting to GND File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 103
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.05.10:51:00 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1200) in the Memory Initialization File "C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 14 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bubble/bubble.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./brick/brick.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 44280
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./bottom_screen/bottom_screen.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 544
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./fire/fire.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom4|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 544
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./fire/fire.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom3|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 544
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./fire/fire.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 544
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./fire/fire.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 560
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./powerup/powerup.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1_forward/varun1_forward.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1/varun1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1_right/varun1_right.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_forward_rom:bubble_rom_3|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1_forward/varun1_forward.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_rom:bubble_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1/varun1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_1:player|varun1_right_rom:bubble_rom_2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2150
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./varun1_right/varun1_right.mif
Info (278001): Inferred 25 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 48
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|Mult1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|Mult1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_4|Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|Mult1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_3|Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|Mult1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port_2|Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod4" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod5" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|Mod2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bubble_example:pic|bubble_rom:bubble_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bubble/bubble.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi41.tdf
    Info (12023): Found entity 1: altsyncram_vi41 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_vi41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf
    Info (12023): Found entity 1: decode_kk9 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_kk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_93b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|brick_rom:brick_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./brick/brick.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b41.tdf
    Info (12023): Found entity 1: altsyncram_0b41 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0b41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|bottom_screen_rom:bottom_screen_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "44280"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./bottom_screen/bottom_screen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e361.tdf
    Info (12023): Found entity 1: altsyncram_e361 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_e361.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8j9.tdf
    Info (12023): Found entity 1: decode_8j9 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_8j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_02b.tdf
    Info (12023): Found entity 1: mux_02b File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_02b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|fire_example:its_fire|fire_rom:fire_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "544"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./fire/fire.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7341.tdf
    Info (12023): Found entity 1: altsyncram_7341 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_7341.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|powerup:powerup1|powerup_rom:powerup_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "560"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./powerup/powerup.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tp41.tdf
    Info (12023): Found entity 1: altsyncram_tp41 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_tp41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_forward_rom:bubble_rom_3|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2150"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./varun1_forward/varun1_forward.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a561.tdf
    Info (12023): Found entity 1: altsyncram_a561 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_a561.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_rom:bubble_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2150"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./varun1/varun1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2g41.tdf
    Info (12023): Found entity 1: altsyncram_2g41 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_2g41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|varun1_right_rom:bubble_rom_2|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2150"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./varun1_right/varun1_right.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sn51.tdf
    Info (12023): Found entity 1: altsyncram_sn51 File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_sn51.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 44
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 44
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf
    Info (12023): Found entity 1: add_sub_9rg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_9rg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_drg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 48
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv Line: 48
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf
    Info (12023): Found entity 1: add_sub_hrg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_hrg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|background:level1|lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 44
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv Line: 44
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_7kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_5vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|player_2:player2|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult3" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oks.tdf
    Info (12023): Found entity 1: mult_oks File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_oks.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult1" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 67
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_fgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:cma_port|lpm_mult:Mult0" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kks.tdf
    Info (12023): Found entity 1: mult_kks File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_kks.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 35
Info (12133): Instantiated megafunction "lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|levelscore:levelprint|lpm_divide:Mod4" with the following parameter: File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_lll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_ihe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_u3c.tdf Line: 22
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
Info (13000): Registers with preset signals will power-up high File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 348 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/output_files/Lab7.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv Line: 19
Info (21057): Implemented 18606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 18069 logic cells
    Info (21064): Implemented 366 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings
    Info: Peak virtual memory: 5070 megabytes
    Info: Processing ended: Fri May 05 10:53:03 2023
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:03:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/output_files/Lab7.map.smsg.


