Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 07 20:06:11 2017
| Host         : Dc_Wang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HDMI_display_Demon_timing_summary_routed.rpt -rpx HDMI_display_Demon_timing_summary_routed.rpx
| Design       : HDMI_display_Demon
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.201        0.000                      0                 1150        0.122        0.000                      0                 1150        0.538        0.000                       0                   325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.201        0.000                      0                 1150        0.122        0.000                      0                 1150        6.234        0.000                       0                   311  
  clk_out2_clk_wiz_0                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[0]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_153
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[10]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_143
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[11]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_142
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[12]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_141
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[13]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_140
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[14]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_139
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[15]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_138
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[16]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_137
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[17]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_136
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 6.794ns (77.552%)  route 1.967ns (22.448%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.646    -0.747    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.593     0.364    u_hdmi_data_gen/y_cnt[2]
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.488 r  u_hdmi_data_gen/vga_ypos_carry_i_3/O
                         net (fo=1, routed)           0.000     0.488    u_hdmi_data_gen/vga_ypos_carry_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.038 r  u_hdmi_data_gen/vga_ypos_carry/CO[3]
                         net (fo=1, routed)           0.000     1.038    u_hdmi_data_gen/vga_ypos_carry_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.372 r  u_hdmi_data_gen/vga_ypos_carry__0/O[1]
                         net (fo=3, routed)           0.628     2.000    u_hdmi_data_gen/vga_ypos[6]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     2.816 r  u_hdmi_data_gen/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.816    u_hdmi_data_gen/addr2_carry__0_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.055 r  u_hdmi_data_gen/addr2_carry__1/O[2]
                         net (fo=5, routed)           0.743     3.799    u_hdmi_data_gen/A[16]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.213     8.012 r  u_hdmi_data_gen/addr1/PCOUT[18]
                         net (fo=1, routed)           0.002     8.014    u_hdmi_data_gen/addr1_n_135
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         1.564    12.166    u_hdmi_data_gen/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  u_hdmi_data_gen/addr_reg/CLK
                         clock pessimism              0.621    12.788    
                         clock uncertainty           -0.172    12.615    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.215    u_hdmi_data_gen/addr_reg
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  3.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.576    -0.519    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X37Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/Q
                         net (fo=1, routed)           0.056    -0.322    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d
    SLICE_X37Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.843    -0.754    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X37Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                         clock pessimism              0.236    -0.519    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.075    -0.444    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.578    -0.517    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X40Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.270    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[0]
    SLICE_X42Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.225 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0_n_0
    SLICE_X42Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.845    -0.752    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X42Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.384    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.549    -0.546    u_hdmi_data_gen/clk_out1
    SLICE_X34Y78         FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  u_hdmi_data_gen/vsync_r_reg/Q
                         net (fo=2, routed)           0.067    -0.315    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X34Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.817    -0.780    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X34Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism              0.235    -0.546    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.060    -0.486    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.576    -0.519    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X36Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/Q
                         net (fo=3, routed)           0.097    -0.281    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0_n_0
    SLICE_X37Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.843    -0.754    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X37Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X37Y72         FDRE (Hold_fdre_C_D)         0.091    -0.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.701%)  route 0.131ns (41.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.573    -0.522    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X36Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.250    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1_n_0
    SLICE_X36Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.843    -0.754    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X36Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091    -0.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.439%)  route 0.162ns (46.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.574    -0.521    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X37Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[6]/Q
                         net (fo=5, routed)           0.162    -0.217    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in8_in
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.172    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_1__1_n_0
    SLICE_X38Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.843    -0.754    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X38Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/C
                         clock pessimism              0.249    -0.506    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.121    -0.385    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.760%)  route 0.180ns (49.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.573    -0.522    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X39Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/Q
                         net (fo=3, routed)           0.180    -0.200    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.155 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.840    -0.757    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X38Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism              0.269    -0.489    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.369    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.216%)  route 0.157ns (45.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.576    -0.519    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/Q
                         net (fo=13, routed)          0.157    -0.220    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg_n_0_[1]
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.175 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[1]
    SLICE_X41Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.846    -0.751    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X41Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/C
                         clock pessimism              0.269    -0.483    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.091    -0.392    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_hdmi_data_gen/vsync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.622%)  route 0.167ns (44.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.549    -0.546    u_hdmi_data_gen/clk_out1
    SLICE_X32Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  u_hdmi_data_gen/y_cnt_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.215    u_hdmi_data_gen/y_cnt[2]
    SLICE_X34Y78         LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  u_hdmi_data_gen/vsync_r_i_1/O
                         net (fo=1, routed)           0.000    -0.170    u_hdmi_data_gen/vsync_r_i_1_n_0
    SLICE_X34Y78         FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.817    -0.780    u_hdmi_data_gen/clk_out1
    SLICE_X34Y78         FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/C
                         clock pessimism              0.269    -0.512    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.120    -0.392    u_hdmi_data_gen/vsync_r_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.180%)  route 0.203ns (51.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.576    -0.519    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]/Q
                         net (fo=1, routed)           0.203    -0.174    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg_n_0_[5]
    SLICE_X42Y79         LUT4 (Prop_lut4_I3_O)        0.048    -0.126 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.126    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[5]_i_1__1_n_0
    SLICE_X42Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=309, routed)         0.847    -0.750    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X42Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]/C
                         clock pessimism              0.269    -0.482    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.351    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y17     u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y0      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y1      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y18     u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y1      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y2      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y3      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y4      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y9      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y5      u_hdmi_data_gen/u_image_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y78     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X41Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X43Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X41Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y78     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X33Y76     u_hdmi_data_gen/hsync_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   u_clk/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y75     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y81     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y78     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBOUT



