<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Names</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="literals.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="nexts.htm"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Names</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Identifier</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Architecture<br>Package<br>Package Body<br>Configuration</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 13.3

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Names (or identifiers) may consist of letters, numbers and
underscore:
<PRE>architecture RTL of UNIT_34 is
signal SOUND_ALARM : std_ulogic;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Case is not significant, so the following are all equivalent:
<PRE>An_Example_Name
AN_EXAMPLE_NAME
an_example_name
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Names must start with a letter:
<PRE>
signal 16_BIT_BUS : integer;   -- illegal
signal _BUS_16_BIT_ : integer; -- illegal
signal BUS_16_BIT : integer;   -- OK
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Names may be of arbitary length.
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>None of the VHDL keywords (i.e.<b>signal, bus, component, wait,
</b>etc.) may be reused as a name.</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Legal names (identifiers) are supported for synthesis, but long names
may be truncated in some tools, or when using certain output netlist
formats.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

VHDL-93. supports extended identifiers. An extended identifier is
delimited be backslashes(\), and may use any of the printing characters
from the VHDL-93 extended character set.
<p>
This allows the use of names which would otherwise be illegal in VHDL
(e.g.where compatibility with a preexisting design database is
required). Examples:</div><pre>
\Buffer\ -- would otherwise be a keyword
\Buff\
\BUFF\	-- these are now two distinct identifiers
\BUS_$8\ -- contains otherwise illegal character
</pre>
<DIV ALIGN=CENTER>
VHDL-93 has introduced the following new language keywords, whicj may
not be reused as identifiers:<br>
<b>group, impure, inertial, literal, postponed, pure, rol, ror, shared,
sla, sll, sra, srl, unaffected, xnor</b>
<p>
these keywords should also be avoided in VHDL-87 models, to ensure
upward-compatibility .
</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="literals.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="names.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
