Mixed Language Verilog/VHDL Example Project

Aggregated from IPs on OpenCores (http://opencores.org/).

Licenses and Credits:

* jop (VHDL)
Purpose: Java Optimized Processor intended for embedded real-time systems.
--  Copyright (C) 2001-2008, Martin Schoeberl (martin@jopdesign.com)
--
--  This program is free software: you can redistribute it and/or modify
--  it under the terms of the GNU General Public License as published by
--  the Free Software Foundation, either version 3 of the License, or
--  (at your option) any later version.

* wb_z80 (Verilog)
Purpose: Wishbone High Performance Z80
//// Copyright (C) 2000-2002 B.J. Porcella 
////                         Real Time Solutions
////
////
//// This source file may be used and distributed without
//// restriction provided that this copyright statement is not
//// removed from the file and that any derivative work contains
//// the original copyright notice and the associated disclaimer.

* i2c_master_slave_core (Verilog)
Purpose: This is the core which will be used to interface I2C bus.
Engineer: Ravi Gupta
Company: Toomuch Semiconductor
Email: ravi1.gupta@toomuchsemi.com
Created: 23-11-07

* i2c_wb_wrapper (VHDL)
Purpose: WISHBONE wrapper for the "I2C controller core" by Richard Herveille.
Engineer: Victor Lopez Lorenzo (galland (at) opencores (dot) org)
Company: University Rey Juan Carlos I - FRAV Group (www.frav.es) 
Created: 17:46:20 12/June/2008 
