
---------- Begin Simulation Statistics ----------
final_tick                                50708581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75282                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693688                       # Number of bytes of host memory used
host_op_rate                                   109802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.83                       # Real time elapsed on the host
host_tick_rate                              381742437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14585430                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050709                       # Number of seconds simulated
sim_ticks                                 50708581500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.603645                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  610406                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               612835                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            609459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             100                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               85                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616268                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2280                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14585430                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.141716                       # CPI: cycles per instruction
system.cpu.discardedOps                          2516                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4859414                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2081866                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166600                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        82202941                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.098603                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        101417163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7758693     53.19%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                2080034     14.26%     67.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4746679     32.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14585430                       # Class of committed instruction
system.cpu.tickCycles                        19214222                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       512073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1090362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       575710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1154148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            680                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       511689                       # Transaction distribution
system.membus.trans_dist::CleanEvict              384                       # Transaction distribution
system.membus.trans_dist::ReadExReq            577209                       # Transaction distribution
system.membus.trans_dist::ReadExResp           577209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1668651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1668651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            578289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  578289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              578289                       # Request fanout histogram
system.membus.respLayer1.occupancy         1888066500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2115169000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1086896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           577224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          577224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           841                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          373                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1730743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1732586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36889728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36921792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          512753                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16374048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1091191                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1090450     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    741      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1091191                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          864758000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         577598996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            841998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   76                       # number of demand (read+write) hits
system.l2.demand_hits::total                      143                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data                  76                       # number of overall hits
system.l2.overall_hits::total                     143                       # number of overall hits
system.l2.demand_misses::.cpu.inst                774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             577521                       # number of demand (read+write) misses
system.l2.demand_misses::total                 578295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               774                       # number of overall misses
system.l2.overall_misses::.cpu.data            577521                       # number of overall misses
system.l2.overall_misses::total                578295                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44286699500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44344792000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58092500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44286699500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44344792000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           577597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               578438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          577597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              578438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999753                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999753                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75054.909561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76684.137027                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76681.956441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75054.909561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76684.137027                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76681.956441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              511689                       # number of writebacks
system.l2.writebacks::total                    511689                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        577517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            578289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       577517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           578289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  38511273500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38561520000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  38511273500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38561520000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65086.139896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66684.224880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66682.091480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65086.139896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66684.224880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66682.091480                       # average overall mshr miss latency
system.l2.replacements                         512753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       575207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           575207                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       575207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       575207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          158                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          577209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              577209                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44262094500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44262094500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        577224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            577224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76682.959725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76682.959725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       577209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         577209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  38490004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38490004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66682.959725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66682.959725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58092500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58092500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75054.909561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75054.909561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65086.139896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65086.139896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.836461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78862.179487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78862.179487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.825737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69055.194805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69055.194805                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58956.385699                       # Cycle average of tags in use
system.l2.tags.total_refs                     1154081                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    578289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.995682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       108.240081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     58848.145618                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.897951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899603                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9810985                       # Number of tag accesses
system.l2.tags.data_accesses                  9810985                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18480544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18505248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16374048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16374048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          577517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              578289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       511689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             511689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            487176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364446085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             364933261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       487176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           487176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      322904872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322904872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      322904872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           487176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364446085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            687838132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    255907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    577517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001301518750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1664458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      578289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     511689                       # Number of write requests accepted
system.mem_ctrls.readBursts                    578289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   511689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                255782                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4143242750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2891445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14986161500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7164.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25914.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   532891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                578289                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               511689                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  576889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    836.353428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   718.983040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.849370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1172      1.84%      1.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5755      9.02%     10.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2443      3.83%     14.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2596      4.07%     18.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2378      3.73%     22.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1625      2.55%     25.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3470      5.44%     30.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1349      2.11%     32.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43044     67.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63832                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.160268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.142926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.872911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15991     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.036232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15986     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37010496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16376512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18505248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16374048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       729.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       322.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    364.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50708565000                       # Total gap between requests
system.mem_ctrls.avgGap                      46522.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18480544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8188256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 487175.923073296726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 364446084.929431498051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161476731.507466822863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       577517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       511689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18679000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14967482500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1075169209500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24195.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25916.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2101216.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            228301500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121341330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2070771360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          669825180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4002535680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12223424850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9178685280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28494885180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.934180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23484237250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1693120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25531224250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            227466120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            120901110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2058212100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          665884080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4002535680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12148410570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9241855200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28465264860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.350052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23649936250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1693120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25365525250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3002324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3002324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3002324                       # number of overall hits
system.cpu.icache.overall_hits::total         3002324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          841                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            841                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          841                       # number of overall misses
system.cpu.icache.overall_misses::total           841                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60945500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60945500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60945500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60945500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3003165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3003165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3003165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3003165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72467.895363                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72467.895363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72467.895363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72467.895363                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          161                       # number of writebacks
system.cpu.icache.writebacks::total               161                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          841                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          841                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          841                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          841                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60104500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60104500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71467.895363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71467.895363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71467.895363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71467.895363                       # average overall mshr miss latency
system.cpu.icache.replacements                    161                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3002324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3002324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          841                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           841                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3003165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3003165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72467.895363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72467.895363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71467.895363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71467.895363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           674.574415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3003165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3570.945303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   674.574415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6007171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6007171                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5637921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5637921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5637952                       # number of overall hits
system.cpu.dcache.overall_hits::total         5637952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1149949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1149949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1149980                       # number of overall misses
system.cpu.dcache.overall_misses::total       1149980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  91021835500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91021835500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  91021835500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91021835500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6787870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6787870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6787932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6787932                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.169412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.169412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.169415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.169415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79152.932434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79152.932434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79150.798710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79150.798710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       575207                       # number of writebacks
system.cpu.dcache.writebacks::total            575207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       572382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       572382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       572382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       572382                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       577567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       577567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       577596                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       577596                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45151682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45151682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45153833998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45153833998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.085088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.085088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.085092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.085092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78175.661006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78175.661006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78175.461738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78175.461738                       # average overall mshr miss latency
system.cpu.dcache.replacements                 575549                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2040988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2040988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2041347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2041347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69185.236769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69185.236769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23592500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23592500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68782.798834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68782.798834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3596933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3596933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1149590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1149590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  90996998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  90996998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4746523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4746523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.242196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.242196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79156.045199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79156.045199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       572366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       572366                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       577224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       577224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45128089500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45128089500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78181.242464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78181.242464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           62                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           62                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2151998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2151998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.467742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.467742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74206.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74206.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.191274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6215588                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            577597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.761115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.191274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14153541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14153541                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50708581500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
